projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pm2fb: reset transparency settings
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / video / pm2fb.c
CommitLineData
1da177e4
LT		 1/*
2 * Permedia2 framebuffer driver.
3 *
4 * 2.5/2.6 driver:
5 * Copyright (c) 2003 Jim Hague (jim.hague@acm.org)
6 *
7 * based on 2.4 driver:
8 * Copyright (c) 1998-2000 Ilario Nardinocchi (nardinoc@CS.UniBO.IT)
9 * Copyright (c) 1999 Jakub Jelinek (jakub@redhat.com)
10 *
11 * and additional input from James Simmon's port of Hannu Mallat's tdfx
12 * driver.
13 *
14 * I have a Creative Graphics Blaster Exxtreme card - pm2fb on x86. I
15 * have no access to other pm2fb implementations. Sparc (and thus
16 * hopefully other big-endian) devices now work, thanks to a lot of
17 * testing work by Ron Murray. I have no access to CVision hardware,
18 * and therefore for now I am omitting the CVision code.
19 *
20 * Multiple boards support has been on the TODO list for ages.
21 * Don't expect this to change.
22 *
23 * This file is subject to the terms and conditions of the GNU General Public
24 * License. See the file COPYING in the main directory of this archive for
25 * more details.
26 *
27 *
28 */
29
1da177e4
LT		 30#include <linux/module.h>
31#include <linux/moduleparam.h>
32#include <linux/kernel.h>
33#include <linux/errno.h>
34#include <linux/string.h>
35#include <linux/mm.h>
1da177e4
LT		 36#include <linux/slab.h>
37#include <linux/delay.h>
38#include <linux/fb.h>
39#include <linux/init.h>
40#include <linux/pci.h>
41
42#include <video/permedia2.h>
43#include <video/cvisionppc.h>
44
45#if !defined(__LITTLE_ENDIAN) && !defined(__BIG_ENDIAN)
46#error "The endianness of the target host has not been defined."
47#endif
48
49#if !defined(CONFIG_PCI)
50#error "Only generic PCI cards supported."
51#endif
52
53#undef PM2FB_MASTER_DEBUG
54#ifdef PM2FB_MASTER_DEBUG
55#define DPRINTK(a,b...) printk(KERN_DEBUG "pm2fb: %s: " a, __FUNCTION__ , ## b)
56#else
57#define DPRINTK(a,b...)
58#endif
59
60/*
61 * Driver data
62 */
63static char *mode __devinitdata = NULL;
64
65/*
66 * The XFree GLINT driver will (I think to implement hardware cursor
67 * support on TVP4010 and similar where there is no RAMDAC - see
68 * comment in set_video) always request +ve sync regardless of what
69 * the mode requires. This screws me because I have a Sun
70 * fixed-frequency monitor which absolutely has to have -ve sync. So
71 * these flags allow the user to specify that requests for +ve sync
72 * should be silently turned in -ve sync.
73 */
c16c556e
DJ		 74static int lowhsync;
75static int lowvsync;
1da177e4
LT		 76
77/*
78 * The hardware state of the graphics card that isn't part of the
79 * screeninfo.
80 */
81struct pm2fb_par
82{
83 pm2type_t type; /* Board type */
84 u32 fb_size; /* framebuffer memory size */
85 unsigned char __iomem *v_fb; /* virtual address of frame buffer */
86 unsigned char __iomem *v_regs;/* virtual address of p_regs */
87 u32 memclock; /* memclock */
88 u32 video; /* video flags before blanking */
89 u32 mem_config; /* MemConfig reg at probe */
90 u32 mem_control; /* MemControl reg at probe */
91 u32 boot_address; /* BootAddress reg at probe */
6772a2ee 92 u32 palette[16];
1da177e4
LT		 93};
94
95/*
96 * Here we define the default structs fb_fix_screeninfo and fb_var_screeninfo
97 * if we don't use modedb.
98 */
99static struct fb_fix_screeninfo pm2fb_fix __devinitdata = {
100 .id = "",
101 .type = FB_TYPE_PACKED_PIXELS,
102 .visual = FB_VISUAL_PSEUDOCOLOR,
103 .xpanstep = 1,
104 .ypanstep = 1,
105 .ywrapstep = 0,
106 .accel = FB_ACCEL_NONE,
107};
108
109/*
110 * Default video mode. In case the modedb doesn't work.
111 */
112static struct fb_var_screeninfo pm2fb_var __devinitdata = {
113 /* "640x480, 8 bpp @ 60 Hz */
114 .xres = 640,
115 .yres = 480,
116 .xres_virtual = 640,
117 .yres_virtual = 480,
118 .bits_per_pixel =8,
119 .red = {0, 8, 0},
120 .blue = {0, 8, 0},
121 .green = {0, 8, 0},
122 .activate = FB_ACTIVATE_NOW,
123 .height = -1,
124 .width = -1,
125 .accel_flags = 0,
126 .pixclock = 39721,
127 .left_margin = 40,
128 .right_margin = 24,
129 .upper_margin = 32,
130 .lower_margin = 11,
131 .hsync_len = 96,
132 .vsync_len = 2,
133 .vmode = FB_VMODE_NONINTERLACED
134};
135
136/*
137 * Utility functions
138 */
139
77933d72 140static inline u32 RD32(unsigned char __iomem *base, s32 off)
1da177e4
LT		 141{
142 return fb_readl(base + off);
143}
144
77933d72 145static inline void WR32(unsigned char __iomem *base, s32 off, u32 v)
1da177e4
LT		 146{
147 fb_writel(v, base + off);
148}
149
77933d72 150static inline u32 pm2_RD(struct pm2fb_par* p, s32 off)
1da177e4
LT		 151{
152 return RD32(p->v_regs, off);
153}
154
77933d72 155static inline void pm2_WR(struct pm2fb_par* p, s32 off, u32 v)
1da177e4
LT		 156{
157 WR32(p->v_regs, off, v);
158}
159
77933d72 160static inline u32 pm2_RDAC_RD(struct pm2fb_par* p, s32 idx)
1da177e4
LT		 161{
162 int index = PM2R_RD_INDEXED_DATA;
163 switch (p->type) {
164 case PM2_TYPE_PERMEDIA2:
165 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, idx);
166 break;
167 case PM2_TYPE_PERMEDIA2V:
168 pm2_WR(p, PM2VR_RD_INDEX_LOW, idx & 0xff);
169 index = PM2VR_RD_INDEXED_DATA;
170 break;
171 }
172 mb();
173 return pm2_RD(p, index);
174}
175
77933d72 176static inline void pm2_RDAC_WR(struct pm2fb_par* p, s32 idx, u32 v)
1da177e4
LT		 177{
178 int index = PM2R_RD_INDEXED_DATA;
179 switch (p->type) {
180 case PM2_TYPE_PERMEDIA2:
181 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, idx);
182 break;
183 case PM2_TYPE_PERMEDIA2V:
184 pm2_WR(p, PM2VR_RD_INDEX_LOW, idx & 0xff);
185 index = PM2VR_RD_INDEXED_DATA;
186 break;
187 }
188 mb();
189 pm2_WR(p, index, v);
190}
191
77933d72 192static inline void pm2v_RDAC_WR(struct pm2fb_par* p, s32 idx, u32 v)
1da177e4
LT		 193{
194 pm2_WR(p, PM2VR_RD_INDEX_LOW, idx & 0xff);
195 mb();
196 pm2_WR(p, PM2VR_RD_INDEXED_DATA, v);
197}
198
199#ifdef CONFIG_FB_PM2_FIFO_DISCONNECT
200#define WAIT_FIFO(p,a)
201#else
77933d72 202static inline void WAIT_FIFO(struct pm2fb_par* p, u32 a)
1da177e4
LT		 203{
204 while( pm2_RD(p, PM2R_IN_FIFO_SPACE) < a );
205 mb();
206}
207#endif
208
209/*
210 * partial products for the supported horizontal resolutions.
211 */
212#define PACKPP(p0,p1,p2) (((p2) << 6) | ((p1) << 3) | (p0))
213static const struct {
214 u16 width;
215 u16 pp;
216} pp_table[] = {
217 { 32, PACKPP(1, 0, 0) }, { 64, PACKPP(1, 1, 0) },
218 { 96, PACKPP(1, 1, 1) }, { 128, PACKPP(2, 1, 1) },
219 { 160, PACKPP(2, 2, 1) }, { 192, PACKPP(2, 2, 2) },
220 { 224, PACKPP(3, 2, 1) }, { 256, PACKPP(3, 2, 2) },
221 { 288, PACKPP(3, 3, 1) }, { 320, PACKPP(3, 3, 2) },
222 { 384, PACKPP(3, 3, 3) }, { 416, PACKPP(4, 3, 1) },
223 { 448, PACKPP(4, 3, 2) }, { 512, PACKPP(4, 3, 3) },
224 { 544, PACKPP(4, 4, 1) }, { 576, PACKPP(4, 4, 2) },
225 { 640, PACKPP(4, 4, 3) }, { 768, PACKPP(4, 4, 4) },
226 { 800, PACKPP(5, 4, 1) }, { 832, PACKPP(5, 4, 2) },
227 { 896, PACKPP(5, 4, 3) }, { 1024, PACKPP(5, 4, 4) },
228 { 1056, PACKPP(5, 5, 1) }, { 1088, PACKPP(5, 5, 2) },
229 { 1152, PACKPP(5, 5, 3) }, { 1280, PACKPP(5, 5, 4) },
230 { 1536, PACKPP(5, 5, 5) }, { 1568, PACKPP(6, 5, 1) },
231 { 1600, PACKPP(6, 5, 2) }, { 1664, PACKPP(6, 5, 3) },
232 { 1792, PACKPP(6, 5, 4) }, { 2048, PACKPP(6, 5, 5) },
233 { 0, 0 } };
234
235static u32 partprod(u32 xres)
236{
237 int i;
238
239 for (i = 0; pp_table[i].width && pp_table[i].width != xres; i++)
240 ;
241 if ( pp_table[i].width == 0 )
242 DPRINTK("invalid width %u\n", xres);
243 return pp_table[i].pp;
244}
245
246static u32 to3264(u32 timing, int bpp, int is64)
247{
248 switch (bpp) {
249 case 8:
250 timing >>= 2 + is64;
251 break;
252 case 16:
253 timing >>= 1 + is64;
254 break;
255 case 24:
256 timing = (timing * 3) >> (2 + is64);
257 break;
258 case 32:
259 if (is64)
260 timing >>= 1;
261 break;
262 }
263 return timing;
264}
265
266static void pm2_mnp(u32 clk, unsigned char* mm, unsigned char* nn,
267 unsigned char* pp)
268{
269 unsigned char m;
270 unsigned char n;
271 unsigned char p;
272 u32 f;
273 s32 curr;
274 s32 delta = 100000;
275
276 *mm = *nn = *pp = 0;
277 for (n = 2; n < 15; n++) {
278 for (m = 2; m; m++) {
279 f = PM2_REFERENCE_CLOCK * m / n;
280 if (f >= 150000 && f <= 300000) {
281 for ( p = 0; p < 5; p++, f >>= 1) {
282 curr = ( clk > f ) ? clk - f : f - clk;
283 if ( curr < delta ) {
284 delta=curr;
285 *mm=m;
286 *nn=n;
287 *pp=p;
288 }
289 }
290 }
291 }
292 }
293}
294
295static void pm2v_mnp(u32 clk, unsigned char* mm, unsigned char* nn,
296 unsigned char* pp)
297{
298 unsigned char m;
299 unsigned char n;
300 unsigned char p;
301 u32 f;
302 s32 delta = 1000;
303
304 *mm = *nn = *pp = 0;
d4a96b53
KH		 305 for ( m = 1; m < 128; m++) {
306 for (n = 2 * m + 1; n; n++) {
1da177e4 307 for ( p = 0; p < 2; p++) {
d4a96b53 308 f = ( PM2_REFERENCE_CLOCK >> ( p + 1 )) * n / m;
1da177e4
LT		 309 if ( clk > f - delta && clk < f + delta ) {
310 delta = ( clk > f ) ? clk - f : f - clk;
311 *mm=m;
312 *nn=n;
313 *pp=p;
314 }
315 }
316 }
317 }
318}
319
320static void clear_palette(struct pm2fb_par* p) {
321 int i=256;
322
323 WAIT_FIFO(p, 1);
324 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, 0);
325 wmb();
326 while (i--) {
327 WAIT_FIFO(p, 3);
328 pm2_WR(p, PM2R_RD_PALETTE_DATA, 0);
329 pm2_WR(p, PM2R_RD_PALETTE_DATA, 0);
330 pm2_WR(p, PM2R_RD_PALETTE_DATA, 0);
331 }
332}
333
334static void reset_card(struct pm2fb_par* p)
335{
336 if (p->type == PM2_TYPE_PERMEDIA2V)
337 pm2_WR(p, PM2VR_RD_INDEX_HIGH, 0);
338 pm2_WR(p, PM2R_RESET_STATUS, 0);
339 mb();
340 while (pm2_RD(p, PM2R_RESET_STATUS) & PM2F_BEING_RESET)
341 ;
342 mb();
343#ifdef CONFIG_FB_PM2_FIFO_DISCONNECT
344 DPRINTK("FIFO disconnect enabled\n");
345 pm2_WR(p, PM2R_FIFO_DISCON, 1);
346 mb();
347#endif
348
349 /* Restore stashed memory config information from probe */
350 WAIT_FIFO(p, 3);
351 pm2_WR(p, PM2R_MEM_CONTROL, p->mem_control);
352 pm2_WR(p, PM2R_BOOT_ADDRESS, p->boot_address);
353 wmb();
354 pm2_WR(p, PM2R_MEM_CONFIG, p->mem_config);
355}
356
357static void reset_config(struct pm2fb_par* p)
358{
359 WAIT_FIFO(p, 52);
360 pm2_WR(p, PM2R_CHIP_CONFIG, pm2_RD(p, PM2R_CHIP_CONFIG)&
361 ~(PM2F_VGA_ENABLE|PM2F_VGA_FIXED));
362 pm2_WR(p, PM2R_BYPASS_WRITE_MASK, ~(0L));
363 pm2_WR(p, PM2R_FRAMEBUFFER_WRITE_MASK, ~(0L));
364 pm2_WR(p, PM2R_FIFO_CONTROL, 0);
365 pm2_WR(p, PM2R_APERTURE_ONE, 0);
366 pm2_WR(p, PM2R_APERTURE_TWO, 0);
367 pm2_WR(p, PM2R_RASTERIZER_MODE, 0);
368 pm2_WR(p, PM2R_DELTA_MODE, PM2F_DELTA_ORDER_RGB);
369 pm2_WR(p, PM2R_LB_READ_FORMAT, 0);
370 pm2_WR(p, PM2R_LB_WRITE_FORMAT, 0);
371 pm2_WR(p, PM2R_LB_READ_MODE, 0);
372 pm2_WR(p, PM2R_LB_SOURCE_OFFSET, 0);
373 pm2_WR(p, PM2R_FB_SOURCE_OFFSET, 0);
374 pm2_WR(p, PM2R_FB_PIXEL_OFFSET, 0);
375 pm2_WR(p, PM2R_FB_WINDOW_BASE, 0);
376 pm2_WR(p, PM2R_LB_WINDOW_BASE, 0);
377 pm2_WR(p, PM2R_FB_SOFT_WRITE_MASK, ~(0L));
378 pm2_WR(p, PM2R_FB_HARD_WRITE_MASK, ~(0L));
379 pm2_WR(p, PM2R_FB_READ_PIXEL, 0);
380 pm2_WR(p, PM2R_DITHER_MODE, 0);
381 pm2_WR(p, PM2R_AREA_STIPPLE_MODE, 0);
382 pm2_WR(p, PM2R_DEPTH_MODE, 0);
383 pm2_WR(p, PM2R_STENCIL_MODE, 0);
384 pm2_WR(p, PM2R_TEXTURE_ADDRESS_MODE, 0);
385 pm2_WR(p, PM2R_TEXTURE_READ_MODE, 0);
386 pm2_WR(p, PM2R_TEXEL_LUT_MODE, 0);
387 pm2_WR(p, PM2R_YUV_MODE, 0);
388 pm2_WR(p, PM2R_COLOR_DDA_MODE, 0);
389 pm2_WR(p, PM2R_TEXTURE_COLOR_MODE, 0);
390 pm2_WR(p, PM2R_FOG_MODE, 0);
391 pm2_WR(p, PM2R_ALPHA_BLEND_MODE, 0);
392 pm2_WR(p, PM2R_LOGICAL_OP_MODE, 0);
393 pm2_WR(p, PM2R_STATISTICS_MODE, 0);
394 pm2_WR(p, PM2R_SCISSOR_MODE, 0);
395 pm2_WR(p, PM2R_FILTER_MODE, PM2F_SYNCHRONIZATION);
396 switch (p->type) {
397 case PM2_TYPE_PERMEDIA2:
398 pm2_RDAC_WR(p, PM2I_RD_MODE_CONTROL, 0); /* no overlay */
399 pm2_RDAC_WR(p, PM2I_RD_CURSOR_CONTROL, 0);
400 pm2_RDAC_WR(p, PM2I_RD_MISC_CONTROL, PM2F_RD_PALETTE_WIDTH_8);
401 break;
402 case PM2_TYPE_PERMEDIA2V:
403 pm2v_RDAC_WR(p, PM2VI_RD_MISC_CONTROL, 1); /* 8bit */
404 break;
405 }
406 pm2_RDAC_WR(p, PM2I_RD_COLOR_KEY_CONTROL, 0);
407 pm2_RDAC_WR(p, PM2I_RD_OVERLAY_KEY, 0);
408 pm2_RDAC_WR(p, PM2I_RD_RED_KEY, 0);
409 pm2_RDAC_WR(p, PM2I_RD_GREEN_KEY, 0);
410 pm2_RDAC_WR(p, PM2I_RD_BLUE_KEY, 0);
411}
412
413static void set_aperture(struct pm2fb_par* p, u32 depth)
414{
415 /*
416 * The hardware is little-endian. When used in big-endian
417 * hosts, the on-chip aperture settings are used where
418 * possible to translate from host to card byte order.
419 */
420 WAIT_FIFO(p, 4);
421#ifdef __LITTLE_ENDIAN
422 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_STANDARD);
423#else
424 switch (depth) {
425 case 24: /* RGB->BGR */
426 /*
427 * We can't use the aperture to translate host to
428 * card byte order here, so we switch to BGR mode
429 * in pm2fb_set_par().
430 */
431 case 8: /* B->B */
432 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_STANDARD);
433 break;
434 case 16: /* HL->LH */
435 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_HALFWORDSWAP);
436 break;
437 case 32: /* RGBA->ABGR */
438 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_BYTESWAP);
439 break;
440 }
441#endif
442
443 // We don't use aperture two, so this may be superflous
444 pm2_WR(p, PM2R_APERTURE_TWO, PM2F_APERTURE_STANDARD);
445}
446
447static void set_color(struct pm2fb_par* p, unsigned char regno,
448 unsigned char r, unsigned char g, unsigned char b)
449{
450 WAIT_FIFO(p, 4);
451 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, regno);
452 wmb();
453 pm2_WR(p, PM2R_RD_PALETTE_DATA, r);
454 wmb();
455 pm2_WR(p, PM2R_RD_PALETTE_DATA, g);
456 wmb();
457 pm2_WR(p, PM2R_RD_PALETTE_DATA, b);
458}
459
460static void set_memclock(struct pm2fb_par* par, u32 clk)
461{
462 int i;
463 unsigned char m, n, p;
464
e5d809d7
KH		 465 switch (par->type) {
466 case PM2_TYPE_PERMEDIA2V:
467 pm2v_mnp(clk/2, &m, &n, &p);
468 WAIT_FIFO(par, 8);
469 pm2_WR(par, PM2VR_RD_INDEX_HIGH, PM2VI_RD_MCLK_CONTROL >> 8);
470 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_CONTROL, 0);
471 wmb();
472 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_PRESCALE, m);
473 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_FEEDBACK, n);
474 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_POSTSCALE, p);
475 wmb();
476 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_CONTROL, 1);
477 rmb();
478 for (i = 256;
479 i && !(pm2_RDAC_RD(par, PM2VI_RD_MCLK_CONTROL) & 2);
480 i--)
481 ;
482 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
483 break;
484 case PM2_TYPE_PERMEDIA2:
485 pm2_mnp(clk, &m, &n, &p);
486 WAIT_FIFO(par, 10);
487 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_3, 6);
488 wmb();
489 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_1, m);
490 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_2, n);
491 wmb();
492 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_3, 8|p);
493 wmb();
494 pm2_RDAC_RD(par, PM2I_RD_MEMORY_CLOCK_STATUS);
495 rmb();
496 for (i = 256;
497 i && !(pm2_RD(par, PM2R_RD_INDEXED_DATA) & PM2F_PLL_LOCKED);
498 i--)
499 ;
500 break;
501 }
1da177e4
LT		 502}
503
504static void set_pixclock(struct pm2fb_par* par, u32 clk)
505{
506 int i;
507 unsigned char m, n, p;
508
509 switch (par->type) {
510 case PM2_TYPE_PERMEDIA2:
511 pm2_mnp(clk, &m, &n, &p);
512 WAIT_FIFO(par, 8);
513 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A3, 0);
514 wmb();
515 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A1, m);
516 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A2, n);
517 wmb();
518 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A3, 8|p);
519 wmb();
520 pm2_RDAC_RD(par, PM2I_RD_PIXEL_CLOCK_STATUS);
521 rmb();
522 for (i = 256;
523 i && !(pm2_RD(par, PM2R_RD_INDEXED_DATA) & PM2F_PLL_LOCKED);
524 i--)
525 ;
526 break;
527 case PM2_TYPE_PERMEDIA2V:
528 pm2v_mnp(clk/2, &m, &n, &p);
529 WAIT_FIFO(par, 8);
530 pm2_WR(par, PM2VR_RD_INDEX_HIGH, PM2VI_RD_CLK0_PRESCALE >> 8);
531 pm2v_RDAC_WR(par, PM2VI_RD_CLK0_PRESCALE, m);
532 pm2v_RDAC_WR(par, PM2VI_RD_CLK0_FEEDBACK, n);
533 pm2v_RDAC_WR(par, PM2VI_RD_CLK0_POSTSCALE, p);
534 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
535 break;
536 }
537}
538
539static void set_video(struct pm2fb_par* p, u32 video) {
540 u32 tmp;
541 u32 vsync;
542
543 vsync = video;
544
545 DPRINTK("video = 0x%x\n", video);
546
547 /*
548 * The hardware cursor needs +vsync to recognise vert retrace.
549 * We may not be using the hardware cursor, but the X Glint
550 * driver may well. So always set +hsync/+vsync and then set
551 * the RAMDAC to invert the sync if necessary.
552 */
553 vsync &= ~(PM2F_HSYNC_MASK|PM2F_VSYNC_MASK);
554 vsync |= PM2F_HSYNC_ACT_HIGH|PM2F_VSYNC_ACT_HIGH;
555
556 WAIT_FIFO(p, 5);
557 pm2_WR(p, PM2R_VIDEO_CONTROL, vsync);
558
559 switch (p->type) {
560 case PM2_TYPE_PERMEDIA2:
561 tmp = PM2F_RD_PALETTE_WIDTH_8;
562 if ((video & PM2F_HSYNC_MASK) == PM2F_HSYNC_ACT_LOW)
563 tmp |= 4; /* invert hsync */
564 if ((video & PM2F_VSYNC_MASK) == PM2F_VSYNC_ACT_LOW)
565 tmp |= 8; /* invert vsync */
566 pm2_RDAC_WR(p, PM2I_RD_MISC_CONTROL, tmp);
567 break;
568 case PM2_TYPE_PERMEDIA2V:
569 tmp = 0;
570 if ((video & PM2F_HSYNC_MASK) == PM2F_HSYNC_ACT_LOW)
571 tmp |= 1; /* invert hsync */
572 if ((video & PM2F_VSYNC_MASK) == PM2F_VSYNC_ACT_LOW)
573 tmp |= 4; /* invert vsync */
574 pm2v_RDAC_WR(p, PM2VI_RD_SYNC_CONTROL, tmp);
575 pm2v_RDAC_WR(p, PM2VI_RD_MISC_CONTROL, 1);
576 break;
577 }
578}
579
580/*
581 *
582 */
583
584/**
585 * pm2fb_check_var - Optional function. Validates a var passed in.
586 * @var: frame buffer variable screen structure
587 * @info: frame buffer structure that represents a single frame buffer
588 *
589 * Checks to see if the hardware supports the state requested by
590 * var passed in.
591 *
592 * Returns negative errno on error, or zero on success.
593 */
594static int pm2fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
595{
596 u32 lpitch;
597
598 if (var->bits_per_pixel != 8 && var->bits_per_pixel != 16 &&
599 var->bits_per_pixel != 24 && var->bits_per_pixel != 32) {
600 DPRINTK("depth not supported: %u\n", var->bits_per_pixel);
601 return -EINVAL;
602 }
603
604 if (var->xres != var->xres_virtual) {
605 DPRINTK("virtual x resolution != physical x resolution not supported\n");
606 return -EINVAL;
607 }
608
609 if (var->yres > var->yres_virtual) {
610 DPRINTK("virtual y resolution < physical y resolution not possible\n");
611 return -EINVAL;
612 }
613
614 if (var->xoffset) {
615 DPRINTK("xoffset not supported\n");
616 return -EINVAL;
617 }
618
619 if ((var->vmode & FB_VMODE_MASK) == FB_VMODE_INTERLACED) {
620 DPRINTK("interlace not supported\n");
621 return -EINVAL;
622 }
623
624 var->xres = (var->xres + 15) & ~15; /* could sometimes be 8 */
625 lpitch = var->xres * ((var->bits_per_pixel + 7)>>3);
626
627 if (var->xres < 320 || var->xres > 1600) {
628 DPRINTK("width not supported: %u\n", var->xres);
629 return -EINVAL;
630 }
631
632 if (var->yres < 200 || var->yres > 1200) {
633 DPRINTK("height not supported: %u\n", var->yres);
634 return -EINVAL;
635 }
636
637 if (lpitch * var->yres_virtual > info->fix.smem_len) {
638 DPRINTK("no memory for screen (%ux%ux%u)\n",
639 var->xres, var->yres_virtual, var->bits_per_pixel);
640 return -EINVAL;
641 }
642
643 if (PICOS2KHZ(var->pixclock) > PM2_MAX_PIXCLOCK) {
644 DPRINTK("pixclock too high (%ldKHz)\n", PICOS2KHZ(var->pixclock));
645 return -EINVAL;
646 }
647
76c7d3ff 648 var->transp.offset = 0;
649 var->transp.length = 0;
1da177e4
LT		 650 switch(var->bits_per_pixel) {
651 case 8:
652 var->red.length = var->green.length = var->blue.length = 8;
653 break;
654 case 16:
655 var->red.offset = 11;
656 var->red.length = 5;
657 var->green.offset = 5;
658 var->green.length = 6;
659 var->blue.offset = 0;
660 var->blue.length = 5;
661 break;
662 case 32:
663 var->transp.offset = 24;
664 var->transp.length = 8;
665 var->red.offset = 16;
666 var->green.offset = 8;
667 var->blue.offset = 0;
668 var->red.length = var->green.length = var->blue.length = 8;
669 break;
670 case 24:
671#ifdef __BIG_ENDIAN
672 var->red.offset = 0;
673 var->blue.offset = 16;
674#else
675 var->red.offset = 16;
676 var->blue.offset = 0;
677#endif
678 var->green.offset = 8;
679 var->red.length = var->green.length = var->blue.length = 8;
680 break;
681 }
682 var->height = var->width = -1;
683
684 var->accel_flags = 0; /* Can't mmap if this is on */
685
686 DPRINTK("Checking graphics mode at %dx%d depth %d\n",
687 var->xres, var->yres, var->bits_per_pixel);
688 return 0;
689}
690
691/**
692 * pm2fb_set_par - Alters the hardware state.
693 * @info: frame buffer structure that represents a single frame buffer
694 *
695 * Using the fb_var_screeninfo in fb_info we set the resolution of the
696 * this particular framebuffer.
697 */
698static int pm2fb_set_par(struct fb_info *info)
699{
6772a2ee 700 struct pm2fb_par *par = info->par;
1da177e4
LT		 701 u32 pixclock;
702 u32 width, height, depth;
703 u32 hsstart, hsend, hbend, htotal;
704 u32 vsstart, vsend, vbend, vtotal;
705 u32 stride;
706 u32 base;
707 u32 video = 0;
708 u32 clrmode = PM2F_RD_COLOR_MODE_RGB | PM2F_RD_GUI_ACTIVE;
709 u32 txtmap = 0;
710 u32 pixsize = 0;
711 u32 clrformat = 0;
712 u32 xres;
713 int data64;
714
715 reset_card(par);
716 reset_config(par);
717 clear_palette(par);
718 if ( par->memclock )
719 set_memclock(par, par->memclock);
720
721 width = (info->var.xres_virtual + 7) & ~7;
722 height = info->var.yres_virtual;
723 depth = (info->var.bits_per_pixel + 7) & ~7;
724 depth = (depth > 32) ? 32 : depth;
725 data64 = depth > 8 || par->type == PM2_TYPE_PERMEDIA2V;
726
727 xres = (info->var.xres + 31) & ~31;
728 pixclock = PICOS2KHZ(info->var.pixclock);
729 if (pixclock > PM2_MAX_PIXCLOCK) {
730 DPRINTK("pixclock too high (%uKHz)\n", pixclock);
731 return -EINVAL;
732 }
733
734 hsstart = to3264(info->var.right_margin, depth, data64);
735 hsend = hsstart + to3264(info->var.hsync_len, depth, data64);
736 hbend = hsend + to3264(info->var.left_margin, depth, data64);
737 htotal = to3264(xres, depth, data64) + hbend - 1;
738 vsstart = (info->var.lower_margin)
739 ? info->var.lower_margin - 1
740 : 0; /* FIXME! */
741 vsend = info->var.lower_margin + info->var.vsync_len - 1;
742 vbend = info->var.lower_margin + info->var.vsync_len + info->var.upper_margin;
743 vtotal = info->var.yres + vbend - 1;
744 stride = to3264(width, depth, 1);
745 base = to3264(info->var.yoffset * xres + info->var.xoffset, depth, 1);
746 if (data64)
747 video |= PM2F_DATA_64_ENABLE;
748
749 if (info->var.sync & FB_SYNC_HOR_HIGH_ACT) {
750 if (lowhsync) {
751 DPRINTK("ignoring +hsync, using -hsync.\n");
752 video |= PM2F_HSYNC_ACT_LOW;
753 } else
754 video |= PM2F_HSYNC_ACT_HIGH;
755 }
756 else
757 video |= PM2F_HSYNC_ACT_LOW;
758 if (info->var.sync & FB_SYNC_VERT_HIGH_ACT) {
759 if (lowvsync) {
760 DPRINTK("ignoring +vsync, using -vsync.\n");
761 video |= PM2F_VSYNC_ACT_LOW;
762 } else
763 video |= PM2F_VSYNC_ACT_HIGH;
764 }
765 else
766 video |= PM2F_VSYNC_ACT_LOW;
767 if ((info->var.vmode & FB_VMODE_MASK)==FB_VMODE_INTERLACED) {
768 DPRINTK("interlaced not supported\n");
769 return -EINVAL;
770 }
771 if ((info->var.vmode & FB_VMODE_MASK)==FB_VMODE_DOUBLE)
772 video |= PM2F_LINE_DOUBLE;
773 if ((info->var.activate & FB_ACTIVATE_MASK)==FB_ACTIVATE_NOW)
774 video |= PM2F_VIDEO_ENABLE;
775 par->video = video;
776
777 info->fix.visual =
778 (depth == 8) ? FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_TRUECOLOR;
779 info->fix.line_length = info->var.xres * depth / 8;
780 info->cmap.len = 256;
781
782 /*
783 * Settings calculated. Now write them out.
784 */
785 if (par->type == PM2_TYPE_PERMEDIA2V) {
786 WAIT_FIFO(par, 1);
787 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
788 }
789
790 set_aperture(par, depth);
791
792 mb();
793 WAIT_FIFO(par, 19);
794 pm2_RDAC_WR(par, PM2I_RD_COLOR_KEY_CONTROL,
795 ( depth == 8 ) ? 0 : PM2F_COLOR_KEY_TEST_OFF);
796 switch (depth) {
797 case 8:
798 pm2_WR(par, PM2R_FB_READ_PIXEL, 0);
799 clrformat = 0x0e;
800 break;
801 case 16:
802 pm2_WR(par, PM2R_FB_READ_PIXEL, 1);
803 clrmode |= PM2F_RD_TRUECOLOR | PM2F_RD_PIXELFORMAT_RGB565;
804 txtmap = PM2F_TEXTEL_SIZE_16;
805 pixsize = 1;
806 clrformat = 0x70;
807 break;
808 case 32:
809 pm2_WR(par, PM2R_FB_READ_PIXEL, 2);
810 clrmode |= PM2F_RD_TRUECOLOR | PM2F_RD_PIXELFORMAT_RGBA8888;
811 txtmap = PM2F_TEXTEL_SIZE_32;
812 pixsize = 2;
813 clrformat = 0x20;
814 break;
815 case 24:
816 pm2_WR(par, PM2R_FB_READ_PIXEL, 4);
817 clrmode |= PM2F_RD_TRUECOLOR | PM2F_RD_PIXELFORMAT_RGB888;
818 txtmap = PM2F_TEXTEL_SIZE_24;
819 pixsize = 4;
820 clrformat = 0x20;
821 break;
822 }
823 pm2_WR(par, PM2R_FB_WRITE_MODE, PM2F_FB_WRITE_ENABLE);
824 pm2_WR(par, PM2R_FB_READ_MODE, partprod(xres));
825 pm2_WR(par, PM2R_LB_READ_MODE, partprod(xres));
826 pm2_WR(par, PM2R_TEXTURE_MAP_FORMAT, txtmap | partprod(xres));
827 pm2_WR(par, PM2R_H_TOTAL, htotal);
828 pm2_WR(par, PM2R_HS_START, hsstart);
829 pm2_WR(par, PM2R_HS_END, hsend);
830 pm2_WR(par, PM2R_HG_END, hbend);
831 pm2_WR(par, PM2R_HB_END, hbend);
832 pm2_WR(par, PM2R_V_TOTAL, vtotal);
833 pm2_WR(par, PM2R_VS_START, vsstart);
834 pm2_WR(par, PM2R_VS_END, vsend);
835 pm2_WR(par, PM2R_VB_END, vbend);
836 pm2_WR(par, PM2R_SCREEN_STRIDE, stride);
837 wmb();
838 pm2_WR(par, PM2R_WINDOW_ORIGIN, 0);
839 pm2_WR(par, PM2R_SCREEN_SIZE, (height << 16) | width);
840 pm2_WR(par, PM2R_SCISSOR_MODE, PM2F_SCREEN_SCISSOR_ENABLE);
841 wmb();
842 pm2_WR(par, PM2R_SCREEN_BASE, base);
843 wmb();
844 set_video(par, video);
845 WAIT_FIFO(par, 4);
846 switch (par->type) {
847 case PM2_TYPE_PERMEDIA2:
848 pm2_RDAC_WR(par, PM2I_RD_COLOR_MODE, clrmode);
849 break;
850 case PM2_TYPE_PERMEDIA2V:
851 pm2v_RDAC_WR(par, PM2VI_RD_PIXEL_SIZE, pixsize);
852 pm2v_RDAC_WR(par, PM2VI_RD_COLOR_FORMAT, clrformat);
853 break;
854 }
855 set_pixclock(par, pixclock);
856 DPRINTK("Setting graphics mode at %dx%d depth %d\n",
857 info->var.xres, info->var.yres, info->var.bits_per_pixel);
858 return 0;
859}
860
861/**
862 * pm2fb_setcolreg - Sets a color register.
863 * @regno: boolean, 0 copy local, 1 get_user() function
864 * @red: frame buffer colormap structure
865 * @green: The green value which can be up to 16 bits wide
866 * @blue: The blue value which can be up to 16 bits wide.
867 * @transp: If supported the alpha value which can be up to 16 bits wide.
868 * @info: frame buffer info structure
869 *
870 * Set a single color register. The values supplied have a 16 bit
871 * magnitude which needs to be scaled in this function for the hardware.
872 * Pretty much a direct lift from tdfxfb.c.
873 *
874 * Returns negative errno on error, or zero on success.
875 */
876static int pm2fb_setcolreg(unsigned regno, unsigned red, unsigned green,
877 unsigned blue, unsigned transp,
878 struct fb_info *info)
879{
6772a2ee 880 struct pm2fb_par *par = info->par;
1da177e4
LT		 881
882 if (regno >= info->cmap.len) /* no. of hw registers */
883 return 1;
884 /*
885 * Program hardware... do anything you want with transp
886 */
887
888 /* grayscale works only partially under directcolor */
889 if (info->var.grayscale) {
890 /* grayscale = 0.30*R + 0.59*G + 0.11*B */
891 red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
892 }
893
894 /* Directcolor:
895 * var->{color}.offset contains start of bitfield
896 * var->{color}.length contains length of bitfield
897 * {hardwarespecific} contains width of DAC
898 * cmap[X] is programmed to
899 * (X << red.offset) | (X << green.offset) | (X << blue.offset)
900 * RAMDAC[X] is programmed to (red, green, blue)
901 *
902 * Pseudocolor:
903 * uses offset = 0 && length = DAC register width.
904 * var->{color}.offset is 0
905 * var->{color}.length contains widht of DAC
906 * cmap is not used
907 * DAC[X] is programmed to (red, green, blue)
908 * Truecolor:
909 * does not use RAMDAC (usually has 3 of them).
910 * var->{color}.offset contains start of bitfield
911 * var->{color}.length contains length of bitfield
912 * cmap is programmed to
913 * (red << red.offset) | (green << green.offset) |
914 * (blue << blue.offset) | (transp << transp.offset)
915 * RAMDAC does not exist
916 */
917#define CNVT_TOHW(val,width) ((((val)<<(width))+0x7FFF-(val))>>16)
918 switch (info->fix.visual) {
919 case FB_VISUAL_TRUECOLOR:
920 case FB_VISUAL_PSEUDOCOLOR:
921 red = CNVT_TOHW(red, info->var.red.length);
922 green = CNVT_TOHW(green, info->var.green.length);
923 blue = CNVT_TOHW(blue, info->var.blue.length);
924 transp = CNVT_TOHW(transp, info->var.transp.length);
925 break;
926 case FB_VISUAL_DIRECTCOLOR:
927 /* example here assumes 8 bit DAC. Might be different
928 * for your hardware */
929 red = CNVT_TOHW(red, 8);
930 green = CNVT_TOHW(green, 8);
931 blue = CNVT_TOHW(blue, 8);
932 /* hey, there is bug in transp handling... */
933 transp = CNVT_TOHW(transp, 8);
934 break;
935 }
936#undef CNVT_TOHW
937 /* Truecolor has hardware independent palette */
938 if (info->fix.visual == FB_VISUAL_TRUECOLOR) {
939 u32 v;
940
941 if (regno >= 16)
942 return 1;
943
944 v = (red << info->var.red.offset) |
945 (green << info->var.green.offset) |
946 (blue << info->var.blue.offset) |
947 (transp << info->var.transp.offset);
948
949 switch (info->var.bits_per_pixel) {
950 case 8:
951 break;
952 case 16:
953 case 24:
954 case 32:
6772a2ee 955 par->palette[regno] = v;
1da177e4
LT		 956 break;
957 }
958 return 0;
959 }
960 else if (info->fix.visual == FB_VISUAL_PSEUDOCOLOR)
961 set_color(par, regno, red, green, blue);
962
963 return 0;
964}
965
966/**
967 * pm2fb_pan_display - Pans the display.
968 * @var: frame buffer variable screen structure
969 * @info: frame buffer structure that represents a single frame buffer
970 *
971 * Pan (or wrap, depending on the `vmode' field) the display using the
972 * `xoffset' and `yoffset' fields of the `var' structure.
973 * If the values don't fit, return -EINVAL.
974 *
975 * Returns negative errno on error, or zero on success.
976 *
977 */
978static int pm2fb_pan_display(struct fb_var_screeninfo *var,
979 struct fb_info *info)
980{
6772a2ee 981 struct pm2fb_par *p = info->par;
1da177e4
LT		 982 u32 base;
983 u32 depth;
984 u32 xres;
985
986 xres = (var->xres + 31) & ~31;
987 depth = (var->bits_per_pixel + 7) & ~7;
988 depth = (depth > 32) ? 32 : depth;
989 base = to3264(var->yoffset * xres + var->xoffset, depth, 1);
990 WAIT_FIFO(p, 1);
991 pm2_WR(p, PM2R_SCREEN_BASE, base);
992 return 0;
993}
994
995/**
996 * pm2fb_blank - Blanks the display.
997 * @blank_mode: the blank mode we want.
998 * @info: frame buffer structure that represents a single frame buffer
999 *
1000 * Blank the screen if blank_mode != 0, else unblank. Return 0 if
1001 * blanking succeeded, != 0 if un-/blanking failed due to e.g. a
1002 * video mode which doesn't support it. Implements VESA suspend
1003 * and powerdown modes on hardware that supports disabling hsync/vsync:
1004 * blank_mode == 2: suspend vsync
1005 * blank_mode == 3: suspend hsync
1006 * blank_mode == 4: powerdown
1007 *
1008 * Returns negative errno on error, or zero on success.
1009 *
1010 */
1011static int pm2fb_blank(int blank_mode, struct fb_info *info)
1012{
6772a2ee 1013 struct pm2fb_par *par = info->par;
1da177e4
LT		 1014 u32 video = par->video;
1015
1016 DPRINTK("blank_mode %d\n", blank_mode);
1017
1018 switch (blank_mode) {
1019 case FB_BLANK_UNBLANK:
1020 /* Screen: On */
1021 video |= PM2F_VIDEO_ENABLE;
1022 break;
1023 case FB_BLANK_NORMAL:
1024 /* Screen: Off */
1025 video &= ~PM2F_VIDEO_ENABLE;
1026 break;
1027 case FB_BLANK_VSYNC_SUSPEND:
1028 /* VSync: Off */
1029 video &= ~(PM2F_VSYNC_MASK | PM2F_BLANK_LOW );
1030 break;
1031 case FB_BLANK_HSYNC_SUSPEND:
1032 /* HSync: Off */
1033 video &= ~(PM2F_HSYNC_MASK | PM2F_BLANK_LOW );
1034 break;
1035 case FB_BLANK_POWERDOWN:
1036 /* HSync: Off, VSync: Off */
1037 video &= ~(PM2F_VSYNC_MASK | PM2F_HSYNC_MASK| PM2F_BLANK_LOW);
1038 break;
1039 }
1040 set_video(par, video);
1041 return 0;
1042}
1043
1044/* ------------ Hardware Independent Functions ------------ */
1045
1046/*
1047 * Frame buffer operations
1048 */
1049
1050static struct fb_ops pm2fb_ops = {
1051 .owner = THIS_MODULE,
1052 .fb_check_var = pm2fb_check_var,
1053 .fb_set_par = pm2fb_set_par,
1054 .fb_setcolreg = pm2fb_setcolreg,
1055 .fb_blank = pm2fb_blank,
1056 .fb_pan_display = pm2fb_pan_display,
1057 .fb_fillrect = cfb_fillrect,
1058 .fb_copyarea = cfb_copyarea,
1059 .fb_imageblit = cfb_imageblit,
1da177e4
LT		 1060};
1061
1062/*
1063 * PCI stuff
1064 */
1065
1066
1067/**
1068 * Device initialisation
1069 *
1070 * Initialise and allocate resource for PCI device.
1071 *
1072 * @param pdev PCI device.
1073 * @param id PCI device ID.
1074 */
1075static int __devinit pm2fb_probe(struct pci_dev *pdev,
1076 const struct pci_device_id *id)
1077{
1078 struct pm2fb_par *default_par;
1079 struct fb_info *info;
6772a2ee 1080 int err, err_retval = -ENXIO;
1da177e4
LT		 1081
1082 err = pci_enable_device(pdev);
1083 if ( err ) {
1084 printk(KERN_WARNING "pm2fb: Can't enable pdev: %d\n", err);
1085 return err;
1086 }
1087
6772a2ee 1088 info = framebuffer_alloc(sizeof(struct pm2fb_par), &pdev->dev);
1da177e4
LT		 1089 if ( !info )
1090 return -ENOMEM;
6772a2ee 1091 default_par = info->par;
1da177e4
LT		 1092
1093 switch (pdev->device) {
1094 case PCI_DEVICE_ID_TI_TVP4020:
1095 strcpy(pm2fb_fix.id, "TVP4020");
1096 default_par->type = PM2_TYPE_PERMEDIA2;
1097 break;
1098 case PCI_DEVICE_ID_3DLABS_PERMEDIA2:
1099 strcpy(pm2fb_fix.id, "Permedia2");
1100 default_par->type = PM2_TYPE_PERMEDIA2;
1101 break;
1102 case PCI_DEVICE_ID_3DLABS_PERMEDIA2V:
1103 strcpy(pm2fb_fix.id, "Permedia2v");
1104 default_par->type = PM2_TYPE_PERMEDIA2V;
1105 break;
1106 }
1107
1108 pm2fb_fix.mmio_start = pci_resource_start(pdev, 0);
1109 pm2fb_fix.mmio_len = PM2_REGS_SIZE;
1110
1111#if defined(__BIG_ENDIAN)
1112 /*
1113 * PM2 has a 64k register file, mapped twice in 128k. Lower
1114 * map is little-endian, upper map is big-endian.
1115 */
1116 pm2fb_fix.mmio_start += PM2_REGS_SIZE;
1117 DPRINTK("Adjusting register base for big-endian.\n");
1118#endif
1119 DPRINTK("Register base at 0x%lx\n", pm2fb_fix.mmio_start);
1120
1121 /* Registers - request region and map it. */
1122 if ( !request_mem_region(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len,
1123 "pm2fb regbase") ) {
1124 printk(KERN_WARNING "pm2fb: Can't reserve regbase.\n");
1125 goto err_exit_neither;
1126 }
1127 default_par->v_regs =
1128 ioremap_nocache(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len);
1129 if ( !default_par->v_regs ) {
1130 printk(KERN_WARNING "pm2fb: Can't remap %s register area.\n",
1131 pm2fb_fix.id);
1132 release_mem_region(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len);
1133 goto err_exit_neither;
1134 }
1135
1136 /* Stash away memory register info for use when we reset the board */
1137 default_par->mem_control = pm2_RD(default_par, PM2R_MEM_CONTROL);
1138 default_par->boot_address = pm2_RD(default_par, PM2R_BOOT_ADDRESS);
1139 default_par->mem_config = pm2_RD(default_par, PM2R_MEM_CONFIG);
1140 DPRINTK("MemControl 0x%x BootAddress 0x%x MemConfig 0x%x\n",
1141 default_par->mem_control, default_par->boot_address,
1142 default_par->mem_config);
1143
f1c15f93 1144 default_par->memclock = CVPPC_MEMCLOCK;
9127fa28
PDS		 1145 if(default_par->mem_control == 0 &&
1146 default_par->boot_address == 0x31 &&
f1c15f93 1147 default_par->mem_config == 0x259fffff) {
9127fa28
PDS		 1148 default_par->mem_control=0;
1149 default_par->boot_address=0x20;
1150 default_par->mem_config=0xe6002021;
f1c15f93
KH		 1151 if (pdev->subsystem_vendor == 0x1048 &&
1152 pdev->subsystem_device == 0x0a31) {
1153 DPRINTK("subsystem_vendor: %04x, subsystem_device: %04x\n",
1154 pdev->subsystem_vendor, pdev->subsystem_device);
1155 DPRINTK("We have not been initialized by VGA BIOS "
1156 "and are running on an Elsa Winner 2000 Office\n");
1157 DPRINTK("Initializing card timings manually...\n");
1158 default_par->memclock=70000;
1159 }
1160 if (pdev->subsystem_vendor == 0x3d3d &&
1161 pdev->subsystem_device == 0x0100) {
1162 DPRINTK("subsystem_vendor: %04x, subsystem_device: %04x\n",
1163 pdev->subsystem_vendor, pdev->subsystem_device);
1164 DPRINTK("We have not been initialized by VGA BIOS "
1165 "and are running on an 3dlabs reference board\n");
1166 DPRINTK("Initializing card timings manually...\n");
1167 default_par->memclock=70000;
1168 }
9127fa28
PDS		 1169 }
1170
1da177e4
LT		 1171 /* Now work out how big lfb is going to be. */
1172 switch(default_par->mem_config & PM2F_MEM_CONFIG_RAM_MASK) {
1173 case PM2F_MEM_BANKS_1:
1174 default_par->fb_size=0x200000;
1175 break;
1176 case PM2F_MEM_BANKS_2:
1177 default_par->fb_size=0x400000;
1178 break;
1179 case PM2F_MEM_BANKS_3:
1180 default_par->fb_size=0x600000;
1181 break;
1182 case PM2F_MEM_BANKS_4:
1183 default_par->fb_size=0x800000;
1184 break;
1185 }
1da177e4
LT		 1186 pm2fb_fix.smem_start = pci_resource_start(pdev, 1);
1187 pm2fb_fix.smem_len = default_par->fb_size;
1188
1189 /* Linear frame buffer - request region and map it. */
1190 if ( !request_mem_region(pm2fb_fix.smem_start, pm2fb_fix.smem_len,
1191 "pm2fb smem") ) {
1192 printk(KERN_WARNING "pm2fb: Can't reserve smem.\n");
1193 goto err_exit_mmio;
1194 }
1195 info->screen_base = default_par->v_fb =
1196 ioremap_nocache(pm2fb_fix.smem_start, pm2fb_fix.smem_len);
1197 if ( !default_par->v_fb ) {
1198 printk(KERN_WARNING "pm2fb: Can't ioremap smem area.\n");
1199 release_mem_region(pm2fb_fix.smem_start, pm2fb_fix.smem_len);
1200 goto err_exit_mmio;
1201 }
1202
1203 info->fbops = &pm2fb_ops;
1204 info->fix = pm2fb_fix;
6772a2ee 1205 info->pseudo_palette = default_par->palette;
1da177e4
LT		 1206 info->flags = FBINFO_DEFAULT |
1207 FBINFO_HWACCEL_YPAN;
1208
1209 if (!mode)
1210 mode = "640x480@60";
1211
1212 err = fb_find_mode(&info->var, info, mode, NULL, 0, NULL, 8);
1213 if (!err || err == 4)
1214 info->var = pm2fb_var;
1215
1216 if (fb_alloc_cmap(&info->cmap, 256, 0) < 0)
1217 goto err_exit_all;
1218
1219 if (register_framebuffer(info) < 0)
1220 goto err_exit_both;
1221
1222 printk(KERN_INFO "fb%d: %s frame buffer device, memory = %dK.\n",
1223 info->node, info->fix.id, default_par->fb_size / 1024);
1224
1225 /*
1226 * Our driver data
1227 */
1228 pci_set_drvdata(pdev, info);
1229
1230 return 0;
1231
1232 err_exit_all:
1233 fb_dealloc_cmap(&info->cmap);
1234 err_exit_both:
1235 iounmap(info->screen_base);
1236 release_mem_region(pm2fb_fix.smem_start, pm2fb_fix.smem_len);
1237 err_exit_mmio:
1238 iounmap(default_par->v_regs);
1239 release_mem_region(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len);
1240 err_exit_neither:
1241 framebuffer_release(info);
1242 return err_retval;
1243}
1244
1245/**
1246 * Device removal.
1247 *
1248 * Release all device resources.
1249 *
1250 * @param pdev PCI device to clean up.
1251 */
1252static void __devexit pm2fb_remove(struct pci_dev *pdev)
1253{
1254 struct fb_info* info = pci_get_drvdata(pdev);
1255 struct fb_fix_screeninfo* fix = &info->fix;
1256 struct pm2fb_par *par = info->par;
1257
1258 unregister_framebuffer(info);
1259
1260 iounmap(info->screen_base);
1261 release_mem_region(fix->smem_start, fix->smem_len);
1262 iounmap(par->v_regs);
1263 release_mem_region(fix->mmio_start, fix->mmio_len);
1264
1265 pci_set_drvdata(pdev, NULL);
1266 kfree(info);
1267}
1268
1269static struct pci_device_id pm2fb_id_table[] = {
1270 { PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_TVP4020,
1271 PCI_ANY_ID, PCI_ANY_ID, PCI_BASE_CLASS_DISPLAY << 16,
1272 0xff0000, 0 },
1273 { PCI_VENDOR_ID_3DLABS, PCI_DEVICE_ID_3DLABS_PERMEDIA2,
1274 PCI_ANY_ID, PCI_ANY_ID, PCI_BASE_CLASS_DISPLAY << 16,
1275 0xff0000, 0 },
1276 { PCI_VENDOR_ID_3DLABS, PCI_DEVICE_ID_3DLABS_PERMEDIA2V,
1277 PCI_ANY_ID, PCI_ANY_ID, PCI_BASE_CLASS_DISPLAY << 16,
1278 0xff0000, 0 },
f1c15f93
KH		 1279 { PCI_VENDOR_ID_3DLABS, PCI_DEVICE_ID_3DLABS_PERMEDIA2V,
1280 PCI_ANY_ID, PCI_ANY_ID, PCI_CLASS_NOT_DEFINED_VGA << 8,
1281 0xff00, 0 },
1da177e4
LT		 1282 { 0, }
1283};
1284
1285static struct pci_driver pm2fb_driver = {
1286 .name = "pm2fb",
1287 .id_table = pm2fb_id_table,
1288 .probe = pm2fb_probe,
1289 .remove = __devexit_p(pm2fb_remove),
1290};
1291
1292MODULE_DEVICE_TABLE(pci, pm2fb_id_table);
1293
1294
1295#ifndef MODULE
1296/**
1297 * Parse user speficied options.
1298 *
1299 * This is, comma-separated options following `video=pm2fb:'.
1300 */
1301static int __init pm2fb_setup(char *options)
1302{
1303 char* this_opt;
1304
1305 if (!options || !*options)
1306 return 0;
1307
1308 while ((this_opt = strsep(&options, ",")) != NULL) {
1309 if (!*this_opt)
1310 continue;
1311 if(!strcmp(this_opt, "lowhsync")) {
1312 lowhsync = 1;
1313 } else if(!strcmp(this_opt, "lowvsync")) {
1314 lowvsync = 1;
1315 } else {
1316 mode = this_opt;
1317 }
1318 }
1319 return 0;
1320}
1321#endif
1322
1323
1324static int __init pm2fb_init(void)
1325{
1326#ifndef MODULE
1327 char *option = NULL;
1328
1329 if (fb_get_options("pm2fb", &option))
1330 return -ENODEV;
1331 pm2fb_setup(option);
1332#endif
1333
1334 return pci_register_driver(&pm2fb_driver);
1335}
1336
1337module_init(pm2fb_init);
1338
1339#ifdef MODULE
1340/*
1341 * Cleanup
1342 */
1343
1344static void __exit pm2fb_exit(void)
1345{
1346 pci_unregister_driver(&pm2fb_driver);
1347}
1348#endif
1349
1350#ifdef MODULE
1351module_exit(pm2fb_exit);
1352
1353module_param(mode, charp, 0);
1354MODULE_PARM_DESC(mode, "Preferred video mode e.g. '648x480-8@60'");
1355module_param(lowhsync, bool, 0);
1356MODULE_PARM_DESC(lowhsync, "Force horizontal sync low regardless of mode");
1357module_param(lowvsync, bool, 0);
1358MODULE_PARM_DESC(lowvsync, "Force vertical sync low regardless of mode");
1359
1360MODULE_AUTHOR("Jim Hague <jim.hague@acm.org>");
1361MODULE_DESCRIPTION("Permedia2 framebuffer device driver");
1362MODULE_LICENSE("GPL");
1363#endif
kernel source for telekom puls (alcatel/mediatek)