[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / usb / musb / davinci.c

/*
 * Copyright (C) 2005-2006 by Texas Instruments
 *
 * This file is part of the Inventra Controller Driver for Linux.
 *
 * The Inventra Controller Driver for Linux is free software; you
 * can redistribute it and/or modify it under the terms of the GNU
 * General Public License version 2 as published by the Free Software
 * Foundation.
 *
 * The Inventra Controller Driver for Linux is distributed in
 * the hope that it will be useful, but WITHOUT ANY WARRANTY;
 * without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
 * License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with The Inventra Controller Driver for Linux ; if not,
 * write to the Free Software Foundation, Inc., 59 Temple Place,
 * Suite 330, Boston, MA  02111-1307  USA
 *
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/init.h>
#include <linux/list.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/gpio.h>
#include <linux/platform_device.h>
#include <linux/dma-mapping.h>

#include <mach/cputype.h>

#include <asm/mach-types.h>

#include "musb_core.h"

#ifdef CONFIG_MACH_DAVINCI_EVM
#define GPIO_nVBUS_DRV		160
#endif

#include "davinci.h"
#include "cppi_dma.h"


#define USB_PHY_CTRL	IO_ADDRESS(USBPHY_CTL_PADDR)
#define DM355_DEEPSLEEP	IO_ADDRESS(DM355_DEEPSLEEP_PADDR)

struct davinci_glue {
	struct device		*dev;
	struct platform_device	*musb;
	struct clk		*clk;
};

/* REVISIT (PM) we should be able to keep the PHY in low power mode most
 * of the time (24 MHZ oscillator and PLL off, etc) by setting POWER.D0
 * and, when in host mode, autosuspending idle root ports... PHYPLLON
 * (overriding SUSPENDM?) then likely needs to stay off.
 */

static inline void phy_on(void)
{
	u32	phy_ctrl = __raw_readl(USB_PHY_CTRL);

	/* power everything up; start the on-chip PHY and its PLL */
	phy_ctrl &= ~(USBPHY_OSCPDWN | USBPHY_OTGPDWN | USBPHY_PHYPDWN);
	phy_ctrl |= USBPHY_SESNDEN | USBPHY_VBDTCTEN | USBPHY_PHYPLLON;
	__raw_writel(phy_ctrl, USB_PHY_CTRL);

	/* wait for PLL to lock before proceeding */
	while ((__raw_readl(USB_PHY_CTRL) & USBPHY_PHYCLKGD) == 0)
		cpu_relax();
}

static inline void phy_off(void)
{
	u32	phy_ctrl = __raw_readl(USB_PHY_CTRL);

	/* powerdown the on-chip PHY, its PLL, and the OTG block */
	phy_ctrl &= ~(USBPHY_SESNDEN | USBPHY_VBDTCTEN | USBPHY_PHYPLLON);
	phy_ctrl |= USBPHY_OSCPDWN | USBPHY_OTGPDWN | USBPHY_PHYPDWN;
	__raw_writel(phy_ctrl, USB_PHY_CTRL);
}

static int dma_off = 1;

static void davinci_musb_enable(struct musb *musb)
{
	u32	tmp, old, val;

	/* workaround:  setup irqs through both register sets */
	tmp = (musb->epmask & DAVINCI_USB_TX_ENDPTS_MASK)
			<< DAVINCI_USB_TXINT_SHIFT;
	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
	old = tmp;
	tmp = (musb->epmask & (0xfffe & DAVINCI_USB_RX_ENDPTS_MASK))
			<< DAVINCI_USB_RXINT_SHIFT;
	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
	tmp |= old;

	val = ~MUSB_INTR_SOF;
	tmp |= ((val & 0x01ff) << DAVINCI_USB_USBINT_SHIFT);
	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);

	if (is_dma_capable() && !dma_off)
		printk(KERN_WARNING "%s %s: dma not reactivated\n",
				__FILE__, __func__);
	else
		dma_off = 0;

	/* force a DRVVBUS irq so we can start polling for ID change */
	if (is_otg_enabled(musb))
		musb_writel(musb->ctrl_base, DAVINCI_USB_INT_SET_REG,
			DAVINCI_INTR_DRVVBUS << DAVINCI_USB_USBINT_SHIFT);
}

/*
 * Disable the HDRC and flush interrupts
 */
static void davinci_musb_disable(struct musb *musb)
{
	/* because we don't set CTRLR.UINT, "important" to:
	 *  - not read/write INTRUSB/INTRUSBE
	 *  - (except during initial setup, as workaround)
	 *  - use INTSETR/INTCLRR instead
	 */
	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_CLR_REG,
			  DAVINCI_USB_USBINT_MASK
			| DAVINCI_USB_TXINT_MASK
			| DAVINCI_USB_RXINT_MASK);
	musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
	musb_writel(musb->ctrl_base, DAVINCI_USB_EOI_REG, 0);

	if (is_dma_capable() && !dma_off)
		WARNING("dma still active\n");
}


#define	portstate(stmt)		stmt

/*
 * VBUS SWITCHING IS BOARD-SPECIFIC ... at least for the DM6446 EVM,
 * which doesn't wire DRVVBUS to the FET that switches it.  Unclear
 * if that's a problem with the DM6446 chip or just with that board.
 *
 * In either case, the DM355 EVM automates DRVVBUS the normal way,
 * when J10 is out, and TI documents it as handling OTG.
 */

#ifdef CONFIG_MACH_DAVINCI_EVM

static int vbus_state = -1;

/* I2C operations are always synchronous, and require a task context.
 * With unloaded systems, using the shared workqueue seems to suffice
 * to satisfy the 100msec A_WAIT_VRISE timeout...
 */
static void evm_deferred_drvvbus(struct work_struct *ignored)
{
	gpio_set_value_cansleep(GPIO_nVBUS_DRV, vbus_state);
	vbus_state = !vbus_state;
}

#endif	/* EVM */

static void davinci_musb_source_power(struct musb *musb, int is_on, int immediate)
{
#ifdef CONFIG_MACH_DAVINCI_EVM
	if (is_on)
		is_on = 1;

	if (vbus_state == is_on)
		return;
	vbus_state = !is_on;		/* 0/1 vs "-1 == unknown/init" */

	if (machine_is_davinci_evm()) {
		static DECLARE_WORK(evm_vbus_work, evm_deferred_drvvbus);

		if (immediate)
			gpio_set_value_cansleep(GPIO_nVBUS_DRV, vbus_state);
		else
			schedule_work(&evm_vbus_work);
	}
	if (immediate)
		vbus_state = is_on;
#endif
}

static void davinci_musb_set_vbus(struct musb *musb, int is_on)
{
	WARN_ON(is_on && is_peripheral_active(musb));
	davinci_musb_source_power(musb, is_on, 0);
}


#define	POLL_SECONDS	2

static struct timer_list otg_workaround;

static void otg_timer(unsigned long _musb)
{
	struct musb		*musb = (void *)_musb;
	void __iomem		*mregs = musb->mregs;
	u8			devctl;
	unsigned long		flags;

	/* We poll because DaVinci's won't expose several OTG-critical
	* status change events (from the transceiver) otherwise.
	 */
	devctl = musb_readb(mregs, MUSB_DEVCTL);
	dev_dbg(musb->controller, "poll devctl %02x (%s)\n", devctl,
		otg_state_string(musb->xceiv->state));

	spin_lock_irqsave(&musb->lock, flags);
	switch (musb->xceiv->state) {
	case OTG_STATE_A_WAIT_VFALL:
		/* Wait till VBUS falls below SessionEnd (~0.2V); the 1.3 RTL
		 * seems to mis-handle session "start" otherwise (or in our
		 * case "recover"), in routine "VBUS was valid by the time
		 * VBUSERR got reported during enumeration" cases.
		 */
		if (devctl & MUSB_DEVCTL_VBUS) {
			mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
			break;
		}
		musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
		musb_writel(musb->ctrl_base, DAVINCI_USB_INT_SET_REG,
			MUSB_INTR_VBUSERROR << DAVINCI_USB_USBINT_SHIFT);
		break;
	case OTG_STATE_B_IDLE:
		if (!is_peripheral_enabled(musb))
			break;

		/* There's no ID-changed IRQ, so we have no good way to tell
		 * when to switch to the A-Default state machine (by setting
		 * the DEVCTL.SESSION flag).
		 *
		 * Workaround:  whenever we're in B_IDLE, try setting the
		 * session flag every few seconds.  If it works, ID was
		 * grounded and we're now in the A-Default state machine.
		 *
		 * NOTE setting the session flag is _supposed_ to trigger
		 * SRP, but clearly it doesn't.
		 */
		musb_writeb(mregs, MUSB_DEVCTL,
				devctl | MUSB_DEVCTL_SESSION);
		devctl = musb_readb(mregs, MUSB_DEVCTL);
		if (devctl & MUSB_DEVCTL_BDEVICE)
			mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
		else
			musb->xceiv->state = OTG_STATE_A_IDLE;
		break;
	default:
		break;
	}
	spin_unlock_irqrestore(&musb->lock, flags);
}

static irqreturn_t davinci_musb_interrupt(int irq, void *__hci)
{
	unsigned long	flags;
	irqreturn_t	retval = IRQ_NONE;
	struct musb	*musb = __hci;
	void __iomem	*tibase = musb->ctrl_base;
	struct cppi	*cppi;
	u32		tmp;

	spin_lock_irqsave(&musb->lock, flags);

	/* NOTE: DaVinci shadows the Mentor IRQs.  Don't manage them through
	 * the Mentor registers (except for setup), use the TI ones and EOI.
	 *
	 * Docs describe irq "vector" registers associated with the CPPI and
	 * USB EOI registers.  These hold a bitmask corresponding to the
	 * current IRQ, not an irq handler address.  Would using those bits
	 * resolve some of the races observed in this dispatch code??
	 */

	/* CPPI interrupts share the same IRQ line, but have their own
	 * mask, state, "vector", and EOI registers.
	 */
	cppi = container_of(musb->dma_controller, struct cppi, controller);
	if (is_cppi_enabled() && musb->dma_controller && !cppi->irq)
		retval = cppi_interrupt(irq, __hci);

	/* ack and handle non-CPPI interrupts */
	tmp = musb_readl(tibase, DAVINCI_USB_INT_SRC_MASKED_REG);
	musb_writel(tibase, DAVINCI_USB_INT_SRC_CLR_REG, tmp);
	dev_dbg(musb->controller, "IRQ %08x\n", tmp);

	musb->int_rx = (tmp & DAVINCI_USB_RXINT_MASK)
			>> DAVINCI_USB_RXINT_SHIFT;
	musb->int_tx = (tmp & DAVINCI_USB_TXINT_MASK)
			>> DAVINCI_USB_TXINT_SHIFT;
	musb->int_usb = (tmp & DAVINCI_USB_USBINT_MASK)
			>> DAVINCI_USB_USBINT_SHIFT;

	/* DRVVBUS irqs are the only proxy we have (a very poor one!) for
	 * DaVinci's missing ID change IRQ.  We need an ID change IRQ to
	 * switch appropriately between halves of the OTG state machine.
	 * Managing DEVCTL.SESSION per Mentor docs requires we know its
	 * value, but DEVCTL.BDEVICE is invalid without DEVCTL.SESSION set.
	 * Also, DRVVBUS pulses for SRP (but not at 5V) ...
	 */
	if (tmp & (DAVINCI_INTR_DRVVBUS << DAVINCI_USB_USBINT_SHIFT)) {
		int	drvvbus = musb_readl(tibase, DAVINCI_USB_STAT_REG);
		void __iomem *mregs = musb->mregs;
		u8	devctl = musb_readb(mregs, MUSB_DEVCTL);
		int	err = musb->int_usb & MUSB_INTR_VBUSERROR;

		err = is_host_enabled(musb)
				&& (musb->int_usb & MUSB_INTR_VBUSERROR);
		if (err) {
			/* The Mentor core doesn't debounce VBUS as needed
			 * to cope with device connect current spikes. This
			 * means it's not uncommon for bus-powered devices
			 * to get VBUS errors during enumeration.
			 *
			 * This is a workaround, but newer RTL from Mentor
			 * seems to allow a better one: "re"starting sessions
			 * without waiting (on EVM, a **long** time) for VBUS
			 * to stop registering in devctl.
			 */
			musb->int_usb &= ~MUSB_INTR_VBUSERROR;
			musb->xceiv->state = OTG_STATE_A_WAIT_VFALL;
			mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
			WARNING("VBUS error workaround (delay coming)\n");
		} else if (is_host_enabled(musb) && drvvbus) {
			MUSB_HST_MODE(musb);
			musb->xceiv->default_a = 1;
			musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
			portstate(musb->port1_status |= USB_PORT_STAT_POWER);
			del_timer(&otg_workaround);
		} else {
			musb->is_active = 0;
			MUSB_DEV_MODE(musb);
			musb->xceiv->default_a = 0;
			musb->xceiv->state = OTG_STATE_B_IDLE;
			portstate(musb->port1_status &= ~USB_PORT_STAT_POWER);
		}

		/* NOTE:  this must complete poweron within 100 msec
		 * (OTG_TIME_A_WAIT_VRISE) but we don't check for that.
		 */
		davinci_musb_source_power(musb, drvvbus, 0);
		dev_dbg(musb->controller, "VBUS %s (%s)%s, devctl %02x\n",
				drvvbus ? "on" : "off",
				otg_state_string(musb->xceiv->state),
				err ? " ERROR" : "",
				devctl);
		retval = IRQ_HANDLED;
	}

	if (musb->int_tx || musb->int_rx || musb->int_usb)
		retval |= musb_interrupt(musb);

	/* irq stays asserted until EOI is written */
	musb_writel(tibase, DAVINCI_USB_EOI_REG, 0);

	/* poll for ID change */
	if (is_otg_enabled(musb)
			&& musb->xceiv->state == OTG_STATE_B_IDLE)
		mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);

	spin_unlock_irqrestore(&musb->lock, flags);

	return retval;
}

static int davinci_musb_set_mode(struct musb *musb, u8 mode)
{
	/* EVM can't do this (right?) */
	return -EIO;
}

static int davinci_musb_init(struct musb *musb)
{
	void __iomem	*tibase = musb->ctrl_base;
	u32		revision;

	usb_nop_xceiv_register();
	musb->xceiv = otg_get_transceiver();
	if (!musb->xceiv)
		return -ENODEV;

	musb->mregs += DAVINCI_BASE_OFFSET;

	/* returns zero if e.g. not clocked */
	revision = musb_readl(tibase, DAVINCI_USB_VERSION_REG);
	if (revision == 0)
		goto fail;

	if (is_host_enabled(musb))
		setup_timer(&otg_workaround, otg_timer, (unsigned long) musb);

	davinci_musb_source_power(musb, 0, 1);

	/* dm355 EVM swaps D+/D- for signal integrity, and
	 * is clocked from the main 24 MHz crystal.
	 */
	if (machine_is_davinci_dm355_evm()) {
		u32	phy_ctrl = __raw_readl(USB_PHY_CTRL);

		phy_ctrl &= ~(3 << 9);
		phy_ctrl |= USBPHY_DATAPOL;
		__raw_writel(phy_ctrl, USB_PHY_CTRL);
	}

	/* On dm355, the default-A state machine needs DRVVBUS control.
	 * If we won't be a host, there's no need to turn it on.
	 */
	if (cpu_is_davinci_dm355()) {
		u32	deepsleep = __raw_readl(DM355_DEEPSLEEP);

		if (is_host_enabled(musb)) {
			deepsleep &= ~DRVVBUS_OVERRIDE;
		} else {
			deepsleep &= ~DRVVBUS_FORCE;
			deepsleep |= DRVVBUS_OVERRIDE;
		}
		__raw_writel(deepsleep, DM355_DEEPSLEEP);
	}

	/* reset the controller */
	musb_writel(tibase, DAVINCI_USB_CTRL_REG, 0x1);

	/* start the on-chip PHY and its PLL */
	phy_on();

	msleep(5);

	/* NOTE:  irqs are in mixed mode, not bypass to pure-musb */
	pr_debug("DaVinci OTG revision %08x phy %03x control %02x\n",
		revision, __raw_readl(USB_PHY_CTRL),
		musb_readb(tibase, DAVINCI_USB_CTRL_REG));

	musb->isr = davinci_musb_interrupt;
	return 0;

fail:
	otg_put_transceiver(musb->xceiv);
	usb_nop_xceiv_unregister();
	return -ENODEV;
}

static int davinci_musb_exit(struct musb *musb)
{
	if (is_host_enabled(musb))
		del_timer_sync(&otg_workaround);

	/* force VBUS off */
	if (cpu_is_davinci_dm355()) {
		u32	deepsleep = __raw_readl(DM355_DEEPSLEEP);

		deepsleep &= ~DRVVBUS_FORCE;
		deepsleep |= DRVVBUS_OVERRIDE;
		__raw_writel(deepsleep, DM355_DEEPSLEEP);
	}

	davinci_musb_source_power(musb, 0 /*off*/, 1);

	/* delay, to avoid problems with module reload */
	if (is_host_enabled(musb) && musb->xceiv->default_a) {
		int	maxdelay = 30;
		u8	devctl, warn = 0;

		/* if there's no peripheral connected, this can take a
		 * long time to fall, especially on EVM with huge C133.
		 */
		do {
			devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
			if (!(devctl & MUSB_DEVCTL_VBUS))
				break;
			if ((devctl & MUSB_DEVCTL_VBUS) != warn) {
				warn = devctl & MUSB_DEVCTL_VBUS;
				dev_dbg(musb->controller, "VBUS %d\n",
					warn >> MUSB_DEVCTL_VBUS_SHIFT);
			}
			msleep(1000);
			maxdelay--;
		} while (maxdelay > 0);

		/* in OTG mode, another host might be connected */
		if (devctl & MUSB_DEVCTL_VBUS)
			dev_dbg(musb->controller, "VBUS off timeout (devctl %02x)\n", devctl);
	}

	phy_off();

	otg_put_transceiver(musb->xceiv);
	usb_nop_xceiv_unregister();

	return 0;
}

static const struct musb_platform_ops davinci_ops = {
	.init		= davinci_musb_init,
	.exit		= davinci_musb_exit,

	.enable		= davinci_musb_enable,
	.disable	= davinci_musb_disable,

	.set_mode	= davinci_musb_set_mode,

	.set_vbus	= davinci_musb_set_vbus,
};

static u64 davinci_dmamask = DMA_BIT_MASK(32);

static int __init davinci_probe(struct platform_device *pdev)
{
	struct musb_hdrc_platform_data	*pdata = pdev->dev.platform_data;
	struct platform_device		*musb;
	struct davinci_glue		*glue;
	struct clk			*clk;

	int				ret = -ENOMEM;

	glue = kzalloc(sizeof(*glue), GFP_KERNEL);
	if (!glue) {
		dev_err(&pdev->dev, "failed to allocate glue context\n");
		goto err0;
	}

	musb = platform_device_alloc("musb-hdrc", -1);
	if (!musb) {
		dev_err(&pdev->dev, "failed to allocate musb device\n");
		goto err1;
	}

	clk = clk_get(&pdev->dev, "usb");
	if (IS_ERR(clk)) {
		dev_err(&pdev->dev, "failed to get clock\n");
		ret = PTR_ERR(clk);
		goto err2;
	}

	ret = clk_enable(clk);
	if (ret) {
		dev_err(&pdev->dev, "failed to enable clock\n");
		goto err3;
	}

	musb->dev.parent		= &pdev->dev;
	musb->dev.dma_mask		= &davinci_dmamask;
	musb->dev.coherent_dma_mask	= davinci_dmamask;

	glue->dev			= &pdev->dev;
	glue->musb			= musb;
	glue->clk			= clk;

	pdata->platform_ops		= &davinci_ops;

	platform_set_drvdata(pdev, glue);

	ret = platform_device_add_resources(musb, pdev->resource,
			pdev->num_resources);
	if (ret) {
		dev_err(&pdev->dev, "failed to add resources\n");
		goto err4;
	}

	ret = platform_device_add_data(musb, pdata, sizeof(*pdata));
	if (ret) {
		dev_err(&pdev->dev, "failed to add platform_data\n");
		goto err4;
	}

	ret = platform_device_add(musb);
	if (ret) {
		dev_err(&pdev->dev, "failed to register musb device\n");
		goto err4;
	}

	return 0;

err4:
	clk_disable(clk);

err3:
	clk_put(clk);

err2:
	platform_device_put(musb);

err1:
	kfree(glue);

err0:
	return ret;
}

static int __exit davinci_remove(struct platform_device *pdev)
{
	struct davinci_glue		*glue = platform_get_drvdata(pdev);

	platform_device_del(glue->musb);
	platform_device_put(glue->musb);
	clk_disable(glue->clk);
	clk_put(glue->clk);
	kfree(glue);

	return 0;
}

static struct platform_driver davinci_driver = {
	.remove		= __exit_p(davinci_remove),
	.driver		= {
		.name	= "musb-davinci",
	},
};

MODULE_DESCRIPTION("DaVinci MUSB Glue Layer");
MODULE_AUTHOR("Felipe Balbi <balbi@ti.com>");
MODULE_LICENSE("GPL v2");

static int __init davinci_init(void)
{
	return platform_driver_probe(&davinci_driver, davinci_probe);
}
subsys_initcall(davinci_init);

static void __exit davinci_exit(void)
{
	platform_driver_unregister(&davinci_driver);
}
module_exit(davinci_exit);
Commit	Line	Data
550a7375 FB	1	/*
	2	* Copyright (C) 2005-2006 by Texas Instruments
	3	*
	4	* This file is part of the Inventra Controller Driver for Linux.
	5	*
	6	* The Inventra Controller Driver for Linux is free software; you
	7	* can redistribute it and/or modify it under the terms of the GNU
	8	* General Public License version 2 as published by the Free Software
	9	* Foundation.
	10	*
	11	* The Inventra Controller Driver for Linux is distributed in
	12	* the hope that it will be useful, but WITHOUT ANY WARRANTY;
	13	* without even the implied warranty of MERCHANTABILITY or
	14	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
	15	* License for more details.
	16	*
	17	* You should have received a copy of the GNU General Public License
	18	* along with The Inventra Controller Driver for Linux ; if not,
	19	* write to the Free Software Foundation, Inc., 59 Temple Place,
	20	* Suite 330, Boston, MA 02111-1307 USA
	21	*
	22	*/
	23
	24	#include <linux/module.h>
	25	#include <linux/kernel.h>
	26	#include <linux/sched.h>
550a7375 FB	27	#include <linux/init.h>
	28	#include <linux/list.h>
	29	#include <linux/delay.h>
	30	#include <linux/clk.h>
	31	#include <linux/io.h>
c767c1c6	32	#include <linux/gpio.h>
73b089b0 FB	33	#include <linux/platform_device.h>
73b089b0 FB	34	#include <linux/dma-mapping.h>
550a7375	35
d163ef24	36	#include <mach/cputype.h>
10b4eade	37
550a7375 FB	38	#include <asm/mach-types.h>
	39
	40	#include "musb_core.h"
	41
	42	#ifdef CONFIG_MACH_DAVINCI_EVM
a2396a32	43	#define GPIO_nVBUS_DRV 160
550a7375 FB	44	#endif
	45
	46	#include "davinci.h"
	47	#include "cppi_dma.h"
	48
	49
a227fd7d DB	50	#define USB_PHY_CTRL IO_ADDRESS(USBPHY_CTL_PADDR)
	51	#define DM355_DEEPSLEEP IO_ADDRESS(DM355_DEEPSLEEP_PADDR)
	52
e110de4d FB	53	struct davinci_glue {
	54	struct device *dev;
	55	struct platform_device *musb;
03491761	56	struct clk *clk;
e110de4d FB	57	};
e110de4d FB	58
550a7375 FB	59	/* REVISIT (PM) we should be able to keep the PHY in low power mode most
	60	* of the time (24 MHZ oscillator and PLL off, etc) by setting POWER.D0
	61	* and, when in host mode, autosuspending idle root ports... PHYPLLON
	62	* (overriding SUSPENDM?) then likely needs to stay off.
	63	*/
	64
	65	static inline void phy_on(void)
	66	{
a227fd7d DB	67	u32 phy_ctrl = __raw_readl(USB_PHY_CTRL);
	68
	69	/* power everything up; start the on-chip PHY and its PLL */
	70	phy_ctrl &= ~(USBPHY_OSCPDWN \| USBPHY_OTGPDWN \| USBPHY_PHYPDWN);
	71	phy_ctrl \|= USBPHY_SESNDEN \| USBPHY_VBDTCTEN \| USBPHY_PHYPLLON;
	72	__raw_writel(phy_ctrl, USB_PHY_CTRL);
	73
	74	/* wait for PLL to lock before proceeding */
	75	while ((__raw_readl(USB_PHY_CTRL) & USBPHY_PHYCLKGD) == 0)
550a7375 FB	76	cpu_relax();
	77	}
	78
	79	static inline void phy_off(void)
	80	{
a227fd7d DB	81	u32 phy_ctrl = __raw_readl(USB_PHY_CTRL);
	82
	83	/* powerdown the on-chip PHY, its PLL, and the OTG block */
	84	phy_ctrl &= ~(USBPHY_SESNDEN \| USBPHY_VBDTCTEN \| USBPHY_PHYPLLON);
	85	phy_ctrl \|= USBPHY_OSCPDWN \| USBPHY_OTGPDWN \| USBPHY_PHYPDWN;
	86	__raw_writel(phy_ctrl, USB_PHY_CTRL);
550a7375 FB	87	}
	88
	89	static int dma_off = 1;
	90
743411b3	91	static void davinci_musb_enable(struct musb *musb)
550a7375 FB	92	{
	93	u32 tmp, old, val;
	94
	95	/* workaround: setup irqs through both register sets */
	96	tmp = (musb->epmask & DAVINCI_USB_TX_ENDPTS_MASK)
	97	<< DAVINCI_USB_TXINT_SHIFT;
	98	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
	99	old = tmp;
	100	tmp = (musb->epmask & (0xfffe & DAVINCI_USB_RX_ENDPTS_MASK))
	101	<< DAVINCI_USB_RXINT_SHIFT;
	102	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
	103	tmp \|= old;
	104
	105	val = ~MUSB_INTR_SOF;
	106	tmp \|= ((val & 0x01ff) << DAVINCI_USB_USBINT_SHIFT);
	107	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
	108
	109	if (is_dma_capable() && !dma_off)
	110	printk(KERN_WARNING "%s %s: dma not reactivated\n",
	111	__FILE__, __func__);
	112	else
	113	dma_off = 0;
	114
	115	/* force a DRVVBUS irq so we can start polling for ID change */
	116	if (is_otg_enabled(musb))
	117	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_SET_REG,
	118	DAVINCI_INTR_DRVVBUS << DAVINCI_USB_USBINT_SHIFT);
	119	}
	120
	121	/*
	122	* Disable the HDRC and flush interrupts
	123	*/
743411b3	124	static void davinci_musb_disable(struct musb *musb)
550a7375 FB	125	{
	126	/* because we don't set CTRLR.UINT, "important" to:
	127	* - not read/write INTRUSB/INTRUSBE
	128	* - (except during initial setup, as workaround)
	129	* - use INTSETR/INTCLRR instead
	130	*/
	131	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_CLR_REG,
	132	DAVINCI_USB_USBINT_MASK
	133	\| DAVINCI_USB_TXINT_MASK
	134	\| DAVINCI_USB_RXINT_MASK);
	135	musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
	136	musb_writel(musb->ctrl_base, DAVINCI_USB_EOI_REG, 0);
	137
	138	if (is_dma_capable() && !dma_off)
	139	WARNING("dma still active\n");
	140	}
	141
	142
550a7375	143	#define portstate(stmt) stmt
550a7375	144
a227fd7d DB	145	/*
	146	* VBUS SWITCHING IS BOARD-SPECIFIC ... at least for the DM6446 EVM,
	147	* which doesn't wire DRVVBUS to the FET that switches it. Unclear
	148	* if that's a problem with the DM6446 chip or just with that board.
	149	*
	150	* In either case, the DM355 EVM automates DRVVBUS the normal way,
	151	* when J10 is out, and TI documents it as handling OTG.
	152	*/
550a7375 FB	153
550a7375 FB	154	#ifdef CONFIG_MACH_DAVINCI_EVM
550a7375	155
a227fd7d DB	156	static int vbus_state = -1;
a227fd7d DB	157
550a7375 FB	158	/* I2C operations are always synchronous, and require a task context.
	159	* With unloaded systems, using the shared workqueue seems to suffice
	160	* to satisfy the 100msec A_WAIT_VRISE timeout...
	161	*/
	162	static void evm_deferred_drvvbus(struct work_struct *ignored)
	163	{
c767c1c6	164	gpio_set_value_cansleep(GPIO_nVBUS_DRV, vbus_state);
550a7375 FB	165	vbus_state = !vbus_state;
550a7375 FB	166	}
550a7375	167
550a7375 FB	168	#endif /* EVM */
550a7375 FB	169
743411b3	170	static void davinci_musb_source_power(struct musb *musb, int is_on, int immediate)
550a7375	171	{
a227fd7d	172	#ifdef CONFIG_MACH_DAVINCI_EVM
550a7375 FB	173	if (is_on)
	174	is_on = 1;
	175
	176	if (vbus_state == is_on)
	177	return;
	178	vbus_state = !is_on; /* 0/1 vs "-1 == unknown/init" */
	179
550a7375	180	if (machine_is_davinci_evm()) {
a227fd7d DB	181	static DECLARE_WORK(evm_vbus_work, evm_deferred_drvvbus);
a227fd7d DB	182
550a7375	183	if (immediate)
c767c1c6	184	gpio_set_value_cansleep(GPIO_nVBUS_DRV, vbus_state);
550a7375 FB	185	else
550a7375 FB	186	schedule_work(&evm_vbus_work);
550a7375	187	}
550a7375 FB	188	if (immediate)
550a7375 FB	189	vbus_state = is_on;
a227fd7d	190	#endif
550a7375 FB	191	}
550a7375 FB	192
743411b3	193	static void davinci_musb_set_vbus(struct musb *musb, int is_on)
550a7375 FB	194	{
550a7375 FB	195	WARN_ON(is_on && is_peripheral_active(musb));
743411b3	196	davinci_musb_source_power(musb, is_on, 0);
550a7375 FB	197	}
	198
	199
	200	#define POLL_SECONDS 2
	201
	202	static struct timer_list otg_workaround;
	203
	204	static void otg_timer(unsigned long _musb)
	205	{
	206	struct musb musb = (void )_musb;
	207	void __iomem *mregs = musb->mregs;
	208	u8 devctl;
	209	unsigned long flags;
	210
	211	/* We poll because DaVinci's won't expose several OTG-critical
	212	* status change events (from the transceiver) otherwise.
	213	*/
	214	devctl = musb_readb(mregs, MUSB_DEVCTL);
5c8a86e1	215	dev_dbg(musb->controller, "poll devctl %02x (%s)\n", devctl,
3df00453	216	otg_state_string(musb->xceiv->state));
550a7375 FB	217
550a7375 FB	218	spin_lock_irqsave(&musb->lock, flags);
84e250ff	219	switch (musb->xceiv->state) {
550a7375 FB	220	case OTG_STATE_A_WAIT_VFALL:
	221	/* Wait till VBUS falls below SessionEnd (~0.2V); the 1.3 RTL
	222	* seems to mis-handle session "start" otherwise (or in our
	223	* case "recover"), in routine "VBUS was valid by the time
	224	* VBUSERR got reported during enumeration" cases.
	225	*/
	226	if (devctl & MUSB_DEVCTL_VBUS) {
	227	mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
	228	break;
	229	}
84e250ff	230	musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
550a7375 FB	231	musb_writel(musb->ctrl_base, DAVINCI_USB_INT_SET_REG,
	232	MUSB_INTR_VBUSERROR << DAVINCI_USB_USBINT_SHIFT);
	233	break;
	234	case OTG_STATE_B_IDLE:
	235	if (!is_peripheral_enabled(musb))
	236	break;
	237
	238	/* There's no ID-changed IRQ, so we have no good way to tell
	239	* when to switch to the A-Default state machine (by setting
	240	* the DEVCTL.SESSION flag).
	241	*
	242	* Workaround: whenever we're in B_IDLE, try setting the
	243	* session flag every few seconds. If it works, ID was
	244	* grounded and we're now in the A-Default state machine.
	245	*
	246	* NOTE setting the session flag is _supposed_ to trigger
	247	* SRP, but clearly it doesn't.
	248	*/
	249	musb_writeb(mregs, MUSB_DEVCTL,
	250	devctl \| MUSB_DEVCTL_SESSION);
	251	devctl = musb_readb(mregs, MUSB_DEVCTL);
	252	if (devctl & MUSB_DEVCTL_BDEVICE)
	253	mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
	254	else
84e250ff	255	musb->xceiv->state = OTG_STATE_A_IDLE;
550a7375 FB	256	break;
	257	default:
	258	break;
	259	}
	260	spin_unlock_irqrestore(&musb->lock, flags);
	261	}
	262
743411b3	263	static irqreturn_t davinci_musb_interrupt(int irq, void *__hci)
550a7375 FB	264	{
	265	unsigned long flags;
	266	irqreturn_t retval = IRQ_NONE;
	267	struct musb *musb = __hci;
	268	void __iomem *tibase = musb->ctrl_base;
91e9c4fe	269	struct cppi *cppi;
550a7375 FB	270	u32 tmp;
	271
	272	spin_lock_irqsave(&musb->lock, flags);
	273
	274	/* NOTE: DaVinci shadows the Mentor IRQs. Don't manage them through
	275	* the Mentor registers (except for setup), use the TI ones and EOI.
	276	*
dfff0615	277	* Docs describe irq "vector" registers associated with the CPPI and
550a7375 FB	278	* USB EOI registers. These hold a bitmask corresponding to the
	279	* current IRQ, not an irq handler address. Would using those bits
	280	* resolve some of the races observed in this dispatch code??
	281	*/
	282
	283	/* CPPI interrupts share the same IRQ line, but have their own
	284	* mask, state, "vector", and EOI registers.
	285	*/
91e9c4fe SS	286	cppi = container_of(musb->dma_controller, struct cppi, controller);
	287	if (is_cppi_enabled() && musb->dma_controller && !cppi->irq)
	288	retval = cppi_interrupt(irq, __hci);
550a7375 FB	289
	290	/* ack and handle non-CPPI interrupts */
	291	tmp = musb_readl(tibase, DAVINCI_USB_INT_SRC_MASKED_REG);
	292	musb_writel(tibase, DAVINCI_USB_INT_SRC_CLR_REG, tmp);
5c8a86e1	293	dev_dbg(musb->controller, "IRQ %08x\n", tmp);
550a7375 FB	294
	295	musb->int_rx = (tmp & DAVINCI_USB_RXINT_MASK)
	296	>> DAVINCI_USB_RXINT_SHIFT;
	297	musb->int_tx = (tmp & DAVINCI_USB_TXINT_MASK)
	298	>> DAVINCI_USB_TXINT_SHIFT;
	299	musb->int_usb = (tmp & DAVINCI_USB_USBINT_MASK)
	300	>> DAVINCI_USB_USBINT_SHIFT;
	301
	302	/* DRVVBUS irqs are the only proxy we have (a very poor one!) for
	303	* DaVinci's missing ID change IRQ. We need an ID change IRQ to
	304	* switch appropriately between halves of the OTG state machine.
	305	* Managing DEVCTL.SESSION per Mentor docs requires we know its
	306	* value, but DEVCTL.BDEVICE is invalid without DEVCTL.SESSION set.
	307	* Also, DRVVBUS pulses for SRP (but not at 5V) ...
	308	*/
	309	if (tmp & (DAVINCI_INTR_DRVVBUS << DAVINCI_USB_USBINT_SHIFT)) {
	310	int drvvbus = musb_readl(tibase, DAVINCI_USB_STAT_REG);
	311	void __iomem *mregs = musb->mregs;
	312	u8 devctl = musb_readb(mregs, MUSB_DEVCTL);
	313	int err = musb->int_usb & MUSB_INTR_VBUSERROR;
	314
	315	err = is_host_enabled(musb)
	316	&& (musb->int_usb & MUSB_INTR_VBUSERROR);
	317	if (err) {
	318	/* The Mentor core doesn't debounce VBUS as needed
	319	* to cope with device connect current spikes. This
	320	* means it's not uncommon for bus-powered devices
	321	* to get VBUS errors during enumeration.
	322	*
	323	* This is a workaround, but newer RTL from Mentor
	324	* seems to allow a better one: "re"starting sessions
	325	* without waiting (on EVM, a long time) for VBUS
	326	* to stop registering in devctl.
	327	*/
	328	musb->int_usb &= ~MUSB_INTR_VBUSERROR;
84e250ff	329	musb->xceiv->state = OTG_STATE_A_WAIT_VFALL;
550a7375 FB	330	mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
	331	WARNING("VBUS error workaround (delay coming)\n");
	332	} else if (is_host_enabled(musb) && drvvbus) {
550a7375	333	MUSB_HST_MODE(musb);
84e250ff DB	334	musb->xceiv->default_a = 1;
84e250ff DB	335	musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
550a7375 FB	336	portstate(musb->port1_status \|= USB_PORT_STAT_POWER);
	337	del_timer(&otg_workaround);
	338	} else {
	339	musb->is_active = 0;
	340	MUSB_DEV_MODE(musb);
84e250ff DB	341	musb->xceiv->default_a = 0;
84e250ff DB	342	musb->xceiv->state = OTG_STATE_B_IDLE;
550a7375 FB	343	portstate(musb->port1_status &= ~USB_PORT_STAT_POWER);
	344	}
	345
89368d3d DB	346	/* NOTE: this must complete poweron within 100 msec
	347	* (OTG_TIME_A_WAIT_VRISE) but we don't check for that.
	348	*/
743411b3	349	davinci_musb_source_power(musb, drvvbus, 0);
5c8a86e1	350	dev_dbg(musb->controller, "VBUS %s (%s)%s, devctl %02x\n",
550a7375	351	drvvbus ? "on" : "off",
3df00453	352	otg_state_string(musb->xceiv->state),
550a7375 FB	353	err ? " ERROR" : "",
	354	devctl);
	355	retval = IRQ_HANDLED;
	356	}
	357
	358	if (musb->int_tx \|\| musb->int_rx \|\| musb->int_usb)
	359	retval \|= musb_interrupt(musb);
	360
	361	/* irq stays asserted until EOI is written */
	362	musb_writel(tibase, DAVINCI_USB_EOI_REG, 0);
	363
	364	/* poll for ID change */
	365	if (is_otg_enabled(musb)
84e250ff	366	&& musb->xceiv->state == OTG_STATE_B_IDLE)
550a7375 FB	367	mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
	368
	369	spin_unlock_irqrestore(&musb->lock, flags);
	370
a5073b52	371	return retval;
550a7375 FB	372	}
550a7375 FB	373
743411b3	374	static int davinci_musb_set_mode(struct musb *musb, u8 mode)
96a274d1 DB	375	{
	376	/* EVM can't do this (right?) */
	377	return -EIO;
	378	}
	379
743411b3	380	static int davinci_musb_init(struct musb *musb)
550a7375 FB	381	{
	382	void __iomem *tibase = musb->ctrl_base;
	383	u32 revision;
	384
84e250ff DB	385	usb_nop_xceiv_register();
	386	musb->xceiv = otg_get_transceiver();
	387	if (!musb->xceiv)
	388	return -ENODEV;
	389
550a7375	390	musb->mregs += DAVINCI_BASE_OFFSET;
550a7375	391
550a7375 FB	392	/* returns zero if e.g. not clocked */
	393	revision = musb_readl(tibase, DAVINCI_USB_VERSION_REG);
	394	if (revision == 0)
84e250ff	395	goto fail;
550a7375 FB	396
	397	if (is_host_enabled(musb))
	398	setup_timer(&otg_workaround, otg_timer, (unsigned long) musb);
	399
743411b3	400	davinci_musb_source_power(musb, 0, 1);
550a7375	401
a227fd7d DB	402	/* dm355 EVM swaps D+/D- for signal integrity, and
	403	* is clocked from the main 24 MHz crystal.
	404	*/
	405	if (machine_is_davinci_dm355_evm()) {
	406	u32 phy_ctrl = __raw_readl(USB_PHY_CTRL);
	407
	408	phy_ctrl &= ~(3 << 9);
	409	phy_ctrl \|= USBPHY_DATAPOL;
	410	__raw_writel(phy_ctrl, USB_PHY_CTRL);
	411	}
	412
d163ef24 DB	413	/* On dm355, the default-A state machine needs DRVVBUS control.
	414	* If we won't be a host, there's no need to turn it on.
	415	*/
	416	if (cpu_is_davinci_dm355()) {
	417	u32 deepsleep = __raw_readl(DM355_DEEPSLEEP);
	418
	419	if (is_host_enabled(musb)) {
	420	deepsleep &= ~DRVVBUS_OVERRIDE;
	421	} else {
	422	deepsleep &= ~DRVVBUS_FORCE;
	423	deepsleep \|= DRVVBUS_OVERRIDE;
	424	}
	425	__raw_writel(deepsleep, DM355_DEEPSLEEP);
	426	}
	427
550a7375 FB	428	/* reset the controller */
	429	musb_writel(tibase, DAVINCI_USB_CTRL_REG, 0x1);
	430
	431	/* start the on-chip PHY and its PLL */
	432	phy_on();
	433
	434	msleep(5);
	435
	436	/* NOTE: irqs are in mixed mode, not bypass to pure-musb */
	437	pr_debug("DaVinci OTG revision %08x phy %03x control %02x\n",
a227fd7d	438	revision, __raw_readl(USB_PHY_CTRL),
550a7375 FB	439	musb_readb(tibase, DAVINCI_USB_CTRL_REG));
550a7375 FB	440
743411b3	441	musb->isr = davinci_musb_interrupt;
550a7375	442	return 0;
84e250ff DB	443
84e250ff DB	444	fail:
f4053874	445	otg_put_transceiver(musb->xceiv);
84e250ff DB	446	usb_nop_xceiv_unregister();
84e250ff DB	447	return -ENODEV;
550a7375 FB	448	}
550a7375 FB	449
743411b3	450	static int davinci_musb_exit(struct musb *musb)
550a7375 FB	451	{
	452	if (is_host_enabled(musb))
	453	del_timer_sync(&otg_workaround);
	454
d163ef24 DB	455	/* force VBUS off */
	456	if (cpu_is_davinci_dm355()) {
	457	u32 deepsleep = __raw_readl(DM355_DEEPSLEEP);
	458
	459	deepsleep &= ~DRVVBUS_FORCE;
	460	deepsleep \|= DRVVBUS_OVERRIDE;
	461	__raw_writel(deepsleep, DM355_DEEPSLEEP);
	462	}
	463
743411b3	464	davinci_musb_source_power(musb, 0 /off/, 1);
550a7375 FB	465
550a7375 FB	466	/* delay, to avoid problems with module reload */
84e250ff	467	if (is_host_enabled(musb) && musb->xceiv->default_a) {
550a7375 FB	468	int maxdelay = 30;
	469	u8 devctl, warn = 0;
	470
	471	/* if there's no peripheral connected, this can take a
	472	* long time to fall, especially on EVM with huge C133.
	473	*/
	474	do {
	475	devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
	476	if (!(devctl & MUSB_DEVCTL_VBUS))
	477	break;
	478	if ((devctl & MUSB_DEVCTL_VBUS) != warn) {
	479	warn = devctl & MUSB_DEVCTL_VBUS;
5c8a86e1	480	dev_dbg(musb->controller, "VBUS %d\n",
550a7375 FB	481	warn >> MUSB_DEVCTL_VBUS_SHIFT);
	482	}
	483	msleep(1000);
	484	maxdelay--;
	485	} while (maxdelay > 0);
	486
	487	/* in OTG mode, another host might be connected */
	488	if (devctl & MUSB_DEVCTL_VBUS)
5c8a86e1	489	dev_dbg(musb->controller, "VBUS off timeout (devctl %02x)\n", devctl);
550a7375 FB	490	}
	491
	492	phy_off();
34f32c97	493
f4053874	494	otg_put_transceiver(musb->xceiv);
84e250ff DB	495	usb_nop_xceiv_unregister();
84e250ff DB	496
550a7375 FB	497	return 0;
550a7375 FB	498	}
743411b3	499
f7ec9437	500	static const struct musb_platform_ops davinci_ops = {
743411b3 FB	501	.init = davinci_musb_init,
	502	.exit = davinci_musb_exit,
	503
	504	.enable = davinci_musb_enable,
	505	.disable = davinci_musb_disable,
	506
	507	.set_mode = davinci_musb_set_mode,
	508
	509	.set_vbus = davinci_musb_set_vbus,
	510	};
73b089b0 FB	511
	512	static u64 davinci_dmamask = DMA_BIT_MASK(32);
	513
	514	static int __init davinci_probe(struct platform_device *pdev)
	515	{
	516	struct musb_hdrc_platform_data *pdata = pdev->dev.platform_data;
	517	struct platform_device *musb;
e110de4d	518	struct davinci_glue *glue;
03491761	519	struct clk *clk;
73b089b0 FB	520
	521	int ret = -ENOMEM;
	522
e110de4d FB	523	glue = kzalloc(sizeof(*glue), GFP_KERNEL);
	524	if (!glue) {
	525	dev_err(&pdev->dev, "failed to allocate glue context\n");
	526	goto err0;
	527	}
	528
73b089b0 FB	529	musb = platform_device_alloc("musb-hdrc", -1);
	530	if (!musb) {
	531	dev_err(&pdev->dev, "failed to allocate musb device\n");
e110de4d	532	goto err1;
73b089b0 FB	533	}
73b089b0 FB	534
03491761 FB	535	clk = clk_get(&pdev->dev, "usb");
	536	if (IS_ERR(clk)) {
	537	dev_err(&pdev->dev, "failed to get clock\n");
	538	ret = PTR_ERR(clk);
	539	goto err2;
	540	}
	541
	542	ret = clk_enable(clk);
	543	if (ret) {
	544	dev_err(&pdev->dev, "failed to enable clock\n");
	545	goto err3;
	546	}
	547
73b089b0 FB	548	musb->dev.parent = &pdev->dev;
	549	musb->dev.dma_mask = &davinci_dmamask;
	550	musb->dev.coherent_dma_mask = davinci_dmamask;
	551
e110de4d FB	552	glue->dev = &pdev->dev;
e110de4d FB	553	glue->musb = musb;
03491761	554	glue->clk = clk;
e110de4d	555
f7ec9437 FB	556	pdata->platform_ops = &davinci_ops;
f7ec9437 FB	557
e110de4d	558	platform_set_drvdata(pdev, glue);
73b089b0 FB	559
	560	ret = platform_device_add_resources(musb, pdev->resource,
	561	pdev->num_resources);
	562	if (ret) {
	563	dev_err(&pdev->dev, "failed to add resources\n");
03491761	564	goto err4;
73b089b0 FB	565	}
	566
	567	ret = platform_device_add_data(musb, pdata, sizeof(*pdata));
	568	if (ret) {
	569	dev_err(&pdev->dev, "failed to add platform_data\n");
03491761	570	goto err4;
73b089b0 FB	571	}
	572
	573	ret = platform_device_add(musb);
	574	if (ret) {
	575	dev_err(&pdev->dev, "failed to register musb device\n");
03491761	576	goto err4;
73b089b0 FB	577	}
	578
	579	return 0;
	580
03491761 FB	581	err4:
	582	clk_disable(clk);
	583
	584	err3:
	585	clk_put(clk);
	586
e110de4d	587	err2:
73b089b0 FB	588	platform_device_put(musb);
73b089b0 FB	589
e110de4d FB	590	err1:
	591	kfree(glue);
	592
73b089b0 FB	593	err0:
	594	return ret;
	595	}
	596
	597	static int __exit davinci_remove(struct platform_device *pdev)
	598	{
e110de4d	599	struct davinci_glue *glue = platform_get_drvdata(pdev);
73b089b0	600
e110de4d FB	601	platform_device_del(glue->musb);
e110de4d FB	602	platform_device_put(glue->musb);
03491761 FB	603	clk_disable(glue->clk);
03491761 FB	604	clk_put(glue->clk);
e110de4d	605	kfree(glue);
73b089b0 FB	606
	607	return 0;
	608	}
	609
	610	static struct platform_driver davinci_driver = {
	611	.remove = __exit_p(davinci_remove),
	612	.driver = {
	613	.name = "musb-davinci",
	614	},
	615	};
	616
	617	MODULE_DESCRIPTION("DaVinci MUSB Glue Layer");
	618	MODULE_AUTHOR("Felipe Balbi <balbi@ti.com>");
	619	MODULE_LICENSE("GPL v2");
	620
	621	static int __init davinci_init(void)
	622	{
	623	return platform_driver_probe(&davinci_driver, davinci_probe);
	624	}
	625	subsys_initcall(davinci_init);
	626
	627	static void __exit davinci_exit(void)
	628	{
	629	platform_driver_unregister(&davinci_driver);
	630	}
	631	module_exit(davinci_exit);