Commit | Line | Data |
---|---|---|
e443b333 AS |
1 | /* |
2 | * core.c - ChipIdea USB IP core family device controller | |
3 | * | |
4 | * Copyright (C) 2008 Chipidea - MIPS Technologies, Inc. All rights reserved. | |
5 | * | |
6 | * Author: David Lopo | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
13 | /* | |
14 | * Description: ChipIdea USB IP core family device controller | |
15 | * | |
16 | * This driver is composed of several blocks: | |
17 | * - HW: hardware interface | |
18 | * - DBG: debug facilities (optional) | |
19 | * - UTIL: utilities | |
20 | * - ISR: interrupts handling | |
21 | * - ENDPT: endpoint operations (Gadget API) | |
22 | * - GADGET: gadget operations (Gadget API) | |
23 | * - BUS: bus glue code, bus abstraction layer | |
24 | * | |
25 | * Compile Options | |
58ce8499 | 26 | * - CONFIG_USB_CHIPIDEA_DEBUG: enable debug facilities |
e443b333 AS |
27 | * - STALL_IN: non-empty bulk-in pipes cannot be halted |
28 | * if defined mass storage compliance succeeds but with warnings | |
29 | * => case 4: Hi > Dn | |
30 | * => case 5: Hi > Di | |
31 | * => case 8: Hi <> Do | |
32 | * if undefined usbtest 13 fails | |
33 | * - TRACE: enable function tracing (depends on DEBUG) | |
34 | * | |
35 | * Main Features | |
36 | * - Chapter 9 & Mass Storage Compliance with Gadget File Storage | |
37 | * - Chapter 9 Compliance with Gadget Zero (STALL_IN undefined) | |
38 | * - Normal & LPM support | |
39 | * | |
40 | * USBTEST Report | |
41 | * - OK: 0-12, 13 (STALL_IN defined) & 14 | |
42 | * - Not Supported: 15 & 16 (ISO) | |
43 | * | |
44 | * TODO List | |
e443b333 AS |
45 | * - Suspend & Remote Wakeup |
46 | */ | |
47 | #include <linux/delay.h> | |
48 | #include <linux/device.h> | |
e443b333 | 49 | #include <linux/dma-mapping.h> |
1e5e2d3d | 50 | #include <linux/phy/phy.h> |
e443b333 AS |
51 | #include <linux/platform_device.h> |
52 | #include <linux/module.h> | |
fe6e125e | 53 | #include <linux/idr.h> |
e443b333 AS |
54 | #include <linux/interrupt.h> |
55 | #include <linux/io.h> | |
e443b333 AS |
56 | #include <linux/kernel.h> |
57 | #include <linux/slab.h> | |
58 | #include <linux/pm_runtime.h> | |
59 | #include <linux/usb/ch9.h> | |
60 | #include <linux/usb/gadget.h> | |
61 | #include <linux/usb/otg.h> | |
62 | #include <linux/usb/chipidea.h> | |
40dcd0e8 | 63 | #include <linux/usb/of.h> |
4f6743d5 | 64 | #include <linux/of.h> |
40dcd0e8 | 65 | #include <linux/phy.h> |
1542d9c3 | 66 | #include <linux/regulator/consumer.h> |
e443b333 AS |
67 | |
68 | #include "ci.h" | |
69 | #include "udc.h" | |
70 | #include "bits.h" | |
eb70e5ab | 71 | #include "host.h" |
e443b333 | 72 | #include "debug.h" |
c10b4f03 | 73 | #include "otg.h" |
4dcf720c | 74 | #include "otg_fsm.h" |
e443b333 | 75 | |
5f36e231 | 76 | /* Controller register map */ |
987e7bc3 MKB |
77 | static const u8 ci_regs_nolpm[] = { |
78 | [CAP_CAPLENGTH] = 0x00U, | |
79 | [CAP_HCCPARAMS] = 0x08U, | |
80 | [CAP_DCCPARAMS] = 0x24U, | |
81 | [CAP_TESTMODE] = 0x38U, | |
82 | [OP_USBCMD] = 0x00U, | |
83 | [OP_USBSTS] = 0x04U, | |
84 | [OP_USBINTR] = 0x08U, | |
85 | [OP_DEVICEADDR] = 0x14U, | |
86 | [OP_ENDPTLISTADDR] = 0x18U, | |
28362673 | 87 | [OP_TTCTRL] = 0x1CU, |
987e7bc3 MKB |
88 | [OP_PORTSC] = 0x44U, |
89 | [OP_DEVLC] = 0x84U, | |
90 | [OP_OTGSC] = 0x64U, | |
91 | [OP_USBMODE] = 0x68U, | |
92 | [OP_ENDPTSETUPSTAT] = 0x6CU, | |
93 | [OP_ENDPTPRIME] = 0x70U, | |
94 | [OP_ENDPTFLUSH] = 0x74U, | |
95 | [OP_ENDPTSTAT] = 0x78U, | |
96 | [OP_ENDPTCOMPLETE] = 0x7CU, | |
97 | [OP_ENDPTCTRL] = 0x80U, | |
e443b333 AS |
98 | }; |
99 | ||
987e7bc3 MKB |
100 | static const u8 ci_regs_lpm[] = { |
101 | [CAP_CAPLENGTH] = 0x00U, | |
102 | [CAP_HCCPARAMS] = 0x08U, | |
103 | [CAP_DCCPARAMS] = 0x24U, | |
104 | [CAP_TESTMODE] = 0xFCU, | |
105 | [OP_USBCMD] = 0x00U, | |
106 | [OP_USBSTS] = 0x04U, | |
107 | [OP_USBINTR] = 0x08U, | |
108 | [OP_DEVICEADDR] = 0x14U, | |
109 | [OP_ENDPTLISTADDR] = 0x18U, | |
28362673 | 110 | [OP_TTCTRL] = 0x1CU, |
987e7bc3 MKB |
111 | [OP_PORTSC] = 0x44U, |
112 | [OP_DEVLC] = 0x84U, | |
113 | [OP_OTGSC] = 0xC4U, | |
114 | [OP_USBMODE] = 0xC8U, | |
115 | [OP_ENDPTSETUPSTAT] = 0xD8U, | |
116 | [OP_ENDPTPRIME] = 0xDCU, | |
117 | [OP_ENDPTFLUSH] = 0xE0U, | |
118 | [OP_ENDPTSTAT] = 0xE4U, | |
119 | [OP_ENDPTCOMPLETE] = 0xE8U, | |
120 | [OP_ENDPTCTRL] = 0xECU, | |
e443b333 AS |
121 | }; |
122 | ||
158ec071 | 123 | static void hw_alloc_regmap(struct ci_hdrc *ci, bool is_lpm) |
e443b333 AS |
124 | { |
125 | int i; | |
126 | ||
e443b333 | 127 | for (i = 0; i < OP_ENDPTCTRL; i++) |
5f36e231 AS |
128 | ci->hw_bank.regmap[i] = |
129 | (i <= CAP_LAST ? ci->hw_bank.cap : ci->hw_bank.op) + | |
e443b333 AS |
130 | (is_lpm ? ci_regs_lpm[i] : ci_regs_nolpm[i]); |
131 | ||
132 | for (; i <= OP_LAST; i++) | |
5f36e231 | 133 | ci->hw_bank.regmap[i] = ci->hw_bank.op + |
e443b333 AS |
134 | 4 * (i - OP_ENDPTCTRL) + |
135 | (is_lpm | |
136 | ? ci_regs_lpm[OP_ENDPTCTRL] | |
137 | : ci_regs_nolpm[OP_ENDPTCTRL]); | |
138 | ||
e443b333 AS |
139 | } |
140 | ||
cb271f3c PC |
141 | static enum ci_revision ci_get_revision(struct ci_hdrc *ci) |
142 | { | |
143 | int ver = hw_read_id_reg(ci, ID_ID, VERSION) >> __ffs(VERSION); | |
144 | enum ci_revision rev = CI_REVISION_UNKNOWN; | |
145 | ||
146 | if (ver == 0x2) { | |
147 | rev = hw_read_id_reg(ci, ID_ID, REVISION) | |
148 | >> __ffs(REVISION); | |
149 | rev += CI_REVISION_20; | |
150 | } else if (ver == 0x0) { | |
151 | rev = CI_REVISION_1X; | |
152 | } | |
153 | ||
154 | return rev; | |
155 | } | |
156 | ||
36304b06 LJ |
157 | /** |
158 | * hw_read_intr_enable: returns interrupt enable register | |
159 | * | |
19353881 PC |
160 | * @ci: the controller |
161 | * | |
36304b06 LJ |
162 | * This function returns register data |
163 | */ | |
164 | u32 hw_read_intr_enable(struct ci_hdrc *ci) | |
165 | { | |
166 | return hw_read(ci, OP_USBINTR, ~0); | |
167 | } | |
168 | ||
169 | /** | |
170 | * hw_read_intr_status: returns interrupt status register | |
171 | * | |
19353881 PC |
172 | * @ci: the controller |
173 | * | |
36304b06 LJ |
174 | * This function returns register data |
175 | */ | |
176 | u32 hw_read_intr_status(struct ci_hdrc *ci) | |
177 | { | |
178 | return hw_read(ci, OP_USBSTS, ~0); | |
179 | } | |
180 | ||
e443b333 AS |
181 | /** |
182 | * hw_port_test_set: writes port test mode (execute without interruption) | |
183 | * @mode: new value | |
184 | * | |
185 | * This function returns an error code | |
186 | */ | |
8e22978c | 187 | int hw_port_test_set(struct ci_hdrc *ci, u8 mode) |
e443b333 AS |
188 | { |
189 | const u8 TEST_MODE_MAX = 7; | |
190 | ||
191 | if (mode > TEST_MODE_MAX) | |
192 | return -EINVAL; | |
193 | ||
727b4ddb | 194 | hw_write(ci, OP_PORTSC, PORTSC_PTC, mode << __ffs(PORTSC_PTC)); |
e443b333 AS |
195 | return 0; |
196 | } | |
197 | ||
198 | /** | |
199 | * hw_port_test_get: reads port test mode value | |
200 | * | |
19353881 PC |
201 | * @ci: the controller |
202 | * | |
e443b333 AS |
203 | * This function returns port test mode value |
204 | */ | |
8e22978c | 205 | u8 hw_port_test_get(struct ci_hdrc *ci) |
e443b333 | 206 | { |
727b4ddb | 207 | return hw_read(ci, OP_PORTSC, PORTSC_PTC) >> __ffs(PORTSC_PTC); |
e443b333 AS |
208 | } |
209 | ||
b82613cf PC |
210 | static void hw_wait_phy_stable(void) |
211 | { | |
212 | /* | |
213 | * The phy needs some delay to output the stable status from low | |
214 | * power mode. And for OTGSC, the status inputs are debounced | |
215 | * using a 1 ms time constant, so, delay 2ms for controller to get | |
216 | * the stable status, like vbus and id when the phy leaves low power. | |
217 | */ | |
218 | usleep_range(2000, 2500); | |
219 | } | |
220 | ||
864cf949 PC |
221 | /* The PHY enters/leaves low power mode */ |
222 | static void ci_hdrc_enter_lpm(struct ci_hdrc *ci, bool enable) | |
223 | { | |
224 | enum ci_hw_regs reg = ci->hw_bank.lpm ? OP_DEVLC : OP_PORTSC; | |
225 | bool lpm = !!(hw_read(ci, reg, PORTSC_PHCD(ci->hw_bank.lpm))); | |
226 | ||
6d037db6 | 227 | if (enable && !lpm) |
864cf949 PC |
228 | hw_write(ci, reg, PORTSC_PHCD(ci->hw_bank.lpm), |
229 | PORTSC_PHCD(ci->hw_bank.lpm)); | |
6d037db6 | 230 | else if (!enable && lpm) |
864cf949 PC |
231 | hw_write(ci, reg, PORTSC_PHCD(ci->hw_bank.lpm), |
232 | 0); | |
864cf949 PC |
233 | } |
234 | ||
8e22978c | 235 | static int hw_device_init(struct ci_hdrc *ci, void __iomem *base) |
e443b333 AS |
236 | { |
237 | u32 reg; | |
238 | ||
239 | /* bank is a module variable */ | |
5f36e231 | 240 | ci->hw_bank.abs = base; |
e443b333 | 241 | |
5f36e231 | 242 | ci->hw_bank.cap = ci->hw_bank.abs; |
77c4400f | 243 | ci->hw_bank.cap += ci->platdata->capoffset; |
938d323f | 244 | ci->hw_bank.op = ci->hw_bank.cap + (ioread32(ci->hw_bank.cap) & 0xff); |
e443b333 | 245 | |
5f36e231 AS |
246 | hw_alloc_regmap(ci, false); |
247 | reg = hw_read(ci, CAP_HCCPARAMS, HCCPARAMS_LEN) >> | |
727b4ddb | 248 | __ffs(HCCPARAMS_LEN); |
5f36e231 | 249 | ci->hw_bank.lpm = reg; |
aeb2c121 CR |
250 | if (reg) |
251 | hw_alloc_regmap(ci, !!reg); | |
5f36e231 AS |
252 | ci->hw_bank.size = ci->hw_bank.op - ci->hw_bank.abs; |
253 | ci->hw_bank.size += OP_LAST; | |
254 | ci->hw_bank.size /= sizeof(u32); | |
e443b333 | 255 | |
5f36e231 | 256 | reg = hw_read(ci, CAP_DCCPARAMS, DCCPARAMS_DEN) >> |
727b4ddb | 257 | __ffs(DCCPARAMS_DEN); |
5f36e231 | 258 | ci->hw_ep_max = reg * 2; /* cache hw ENDPT_MAX */ |
e443b333 | 259 | |
09c94e62 | 260 | if (ci->hw_ep_max > ENDPT_MAX) |
e443b333 AS |
261 | return -ENODEV; |
262 | ||
864cf949 PC |
263 | ci_hdrc_enter_lpm(ci, false); |
264 | ||
c344b518 PC |
265 | /* Disable all interrupts bits */ |
266 | hw_write(ci, OP_USBINTR, 0xffffffff, 0); | |
267 | ||
268 | /* Clear all interrupts status bits*/ | |
269 | hw_write(ci, OP_USBSTS, 0xffffffff, 0xffffffff); | |
270 | ||
cb271f3c PC |
271 | ci->rev = ci_get_revision(ci); |
272 | ||
273 | dev_dbg(ci->dev, | |
274 | "ChipIdea HDRC found, revision: %d, lpm: %d; cap: %p op: %p\n", | |
275 | ci->rev, ci->hw_bank.lpm, ci->hw_bank.cap, ci->hw_bank.op); | |
e443b333 AS |
276 | |
277 | /* setup lock mode ? */ | |
278 | ||
279 | /* ENDPTSETUPSTAT is '0' by default */ | |
280 | ||
281 | /* HCSPARAMS.bf.ppc SHOULD BE zero for device */ | |
282 | ||
283 | return 0; | |
284 | } | |
285 | ||
8e22978c | 286 | static void hw_phymode_configure(struct ci_hdrc *ci) |
40dcd0e8 | 287 | { |
3b5d3e68 | 288 | u32 portsc, lpm, sts = 0; |
40dcd0e8 MG |
289 | |
290 | switch (ci->platdata->phy_mode) { | |
291 | case USBPHY_INTERFACE_MODE_UTMI: | |
292 | portsc = PORTSC_PTS(PTS_UTMI); | |
293 | lpm = DEVLC_PTS(PTS_UTMI); | |
294 | break; | |
295 | case USBPHY_INTERFACE_MODE_UTMIW: | |
296 | portsc = PORTSC_PTS(PTS_UTMI) | PORTSC_PTW; | |
297 | lpm = DEVLC_PTS(PTS_UTMI) | DEVLC_PTW; | |
298 | break; | |
299 | case USBPHY_INTERFACE_MODE_ULPI: | |
300 | portsc = PORTSC_PTS(PTS_ULPI); | |
301 | lpm = DEVLC_PTS(PTS_ULPI); | |
302 | break; | |
303 | case USBPHY_INTERFACE_MODE_SERIAL: | |
304 | portsc = PORTSC_PTS(PTS_SERIAL); | |
305 | lpm = DEVLC_PTS(PTS_SERIAL); | |
306 | sts = 1; | |
307 | break; | |
308 | case USBPHY_INTERFACE_MODE_HSIC: | |
309 | portsc = PORTSC_PTS(PTS_HSIC); | |
310 | lpm = DEVLC_PTS(PTS_HSIC); | |
311 | break; | |
312 | default: | |
313 | return; | |
314 | } | |
315 | ||
316 | if (ci->hw_bank.lpm) { | |
317 | hw_write(ci, OP_DEVLC, DEVLC_PTS(7) | DEVLC_PTW, lpm); | |
3b5d3e68 CR |
318 | if (sts) |
319 | hw_write(ci, OP_DEVLC, DEVLC_STS, DEVLC_STS); | |
40dcd0e8 MG |
320 | } else { |
321 | hw_write(ci, OP_PORTSC, PORTSC_PTS(7) | PORTSC_PTW, portsc); | |
3b5d3e68 CR |
322 | if (sts) |
323 | hw_write(ci, OP_PORTSC, PORTSC_STS, PORTSC_STS); | |
40dcd0e8 MG |
324 | } |
325 | } | |
326 | ||
1e5e2d3d AT |
327 | /** |
328 | * _ci_usb_phy_init: initialize phy taking in account both phy and usb_phy | |
329 | * interfaces | |
330 | * @ci: the controller | |
331 | * | |
332 | * This function returns an error code if the phy failed to init | |
333 | */ | |
334 | static int _ci_usb_phy_init(struct ci_hdrc *ci) | |
335 | { | |
336 | int ret; | |
337 | ||
338 | if (ci->phy) { | |
339 | ret = phy_init(ci->phy); | |
340 | if (ret) | |
341 | return ret; | |
342 | ||
343 | ret = phy_power_on(ci->phy); | |
344 | if (ret) { | |
345 | phy_exit(ci->phy); | |
346 | return ret; | |
347 | } | |
348 | } else { | |
349 | ret = usb_phy_init(ci->usb_phy); | |
350 | } | |
351 | ||
352 | return ret; | |
353 | } | |
354 | ||
355 | /** | |
356 | * _ci_usb_phy_exit: deinitialize phy taking in account both phy and usb_phy | |
357 | * interfaces | |
358 | * @ci: the controller | |
359 | */ | |
360 | static void ci_usb_phy_exit(struct ci_hdrc *ci) | |
361 | { | |
362 | if (ci->phy) { | |
363 | phy_power_off(ci->phy); | |
364 | phy_exit(ci->phy); | |
365 | } else { | |
366 | usb_phy_shutdown(ci->usb_phy); | |
367 | } | |
368 | } | |
369 | ||
d03cccff PC |
370 | /** |
371 | * ci_usb_phy_init: initialize phy according to different phy type | |
372 | * @ci: the controller | |
19353881 | 373 | * |
d03cccff PC |
374 | * This function returns an error code if usb_phy_init has failed |
375 | */ | |
376 | static int ci_usb_phy_init(struct ci_hdrc *ci) | |
377 | { | |
378 | int ret; | |
379 | ||
380 | switch (ci->platdata->phy_mode) { | |
381 | case USBPHY_INTERFACE_MODE_UTMI: | |
382 | case USBPHY_INTERFACE_MODE_UTMIW: | |
383 | case USBPHY_INTERFACE_MODE_HSIC: | |
1e5e2d3d | 384 | ret = _ci_usb_phy_init(ci); |
b82613cf PC |
385 | if (!ret) |
386 | hw_wait_phy_stable(); | |
387 | else | |
d03cccff PC |
388 | return ret; |
389 | hw_phymode_configure(ci); | |
390 | break; | |
391 | case USBPHY_INTERFACE_MODE_ULPI: | |
392 | case USBPHY_INTERFACE_MODE_SERIAL: | |
393 | hw_phymode_configure(ci); | |
1e5e2d3d | 394 | ret = _ci_usb_phy_init(ci); |
d03cccff PC |
395 | if (ret) |
396 | return ret; | |
397 | break; | |
398 | default: | |
1e5e2d3d | 399 | ret = _ci_usb_phy_init(ci); |
b82613cf PC |
400 | if (!ret) |
401 | hw_wait_phy_stable(); | |
d03cccff PC |
402 | } |
403 | ||
404 | return ret; | |
405 | } | |
406 | ||
bf9c85e7 PC |
407 | |
408 | /** | |
409 | * ci_platform_configure: do controller configure | |
410 | * @ci: the controller | |
411 | * | |
412 | */ | |
413 | void ci_platform_configure(struct ci_hdrc *ci) | |
414 | { | |
415 | if (ci->platdata->flags & CI_HDRC_DISABLE_STREAMING) | |
416 | hw_write(ci, OP_USBMODE, USBMODE_CI_SDIS, USBMODE_CI_SDIS); | |
417 | ||
418 | if (ci->platdata->flags & CI_HDRC_FORCE_FULLSPEED) { | |
419 | if (ci->hw_bank.lpm) | |
420 | hw_write(ci, OP_DEVLC, DEVLC_PFSC, DEVLC_PFSC); | |
421 | else | |
422 | hw_write(ci, OP_PORTSC, PORTSC_PFSC, PORTSC_PFSC); | |
423 | } | |
424 | ||
425 | if (ci->platdata->flags & CI_HDRC_SET_NON_ZERO_TTHA) | |
426 | hw_write(ci, OP_TTCTRL, TTCTRL_TTHA_MASK, TTCTRL_TTHA); | |
df96ed8d PC |
427 | |
428 | hw_write(ci, OP_USBCMD, 0xff0000, ci->platdata->itc_setting << 16); | |
429 | ||
bf9c85e7 PC |
430 | } |
431 | ||
e443b333 | 432 | /** |
cdd278f2 | 433 | * hw_controller_reset: do controller reset |
e443b333 AS |
434 | * @ci: the controller |
435 | * | |
436 | * This function returns an error code | |
437 | */ | |
cdd278f2 PC |
438 | static int hw_controller_reset(struct ci_hdrc *ci) |
439 | { | |
440 | int count = 0; | |
441 | ||
442 | hw_write(ci, OP_USBCMD, USBCMD_RST, USBCMD_RST); | |
443 | while (hw_read(ci, OP_USBCMD, USBCMD_RST)) { | |
444 | udelay(10); | |
445 | if (count++ > 1000) | |
446 | return -ETIMEDOUT; | |
447 | } | |
448 | ||
449 | return 0; | |
450 | } | |
451 | ||
452 | /** | |
453 | * hw_device_reset: resets chip (execute without interruption) | |
454 | * @ci: the controller | |
455 | * | |
456 | * This function returns an error code | |
457 | */ | |
5b157300 | 458 | int hw_device_reset(struct ci_hdrc *ci) |
e443b333 | 459 | { |
cdd278f2 PC |
460 | int ret; |
461 | ||
e443b333 AS |
462 | /* should flush & stop before reset */ |
463 | hw_write(ci, OP_ENDPTFLUSH, ~0, ~0); | |
464 | hw_write(ci, OP_USBCMD, USBCMD_RS, 0); | |
465 | ||
cdd278f2 PC |
466 | ret = hw_controller_reset(ci); |
467 | if (ret) { | |
468 | dev_err(ci->dev, "error resetting controller, ret=%d\n", ret); | |
469 | return ret; | |
470 | } | |
e443b333 | 471 | |
77c4400f RZ |
472 | if (ci->platdata->notify_event) |
473 | ci->platdata->notify_event(ci, | |
8e22978c | 474 | CI_HDRC_CONTROLLER_RESET_EVENT); |
e443b333 | 475 | |
e443b333 AS |
476 | /* USBMODE should be configured step by step */ |
477 | hw_write(ci, OP_USBMODE, USBMODE_CM, USBMODE_CM_IDLE); | |
5b157300 | 478 | hw_write(ci, OP_USBMODE, USBMODE_CM, USBMODE_CM_DC); |
e443b333 AS |
479 | /* HW >= 2.3 */ |
480 | hw_write(ci, OP_USBMODE, USBMODE_SLOM, USBMODE_SLOM); | |
481 | ||
5b157300 PC |
482 | if (hw_read(ci, OP_USBMODE, USBMODE_CM) != USBMODE_CM_DC) { |
483 | pr_err("cannot enter in %s device mode", ci_role(ci)->name); | |
e443b333 AS |
484 | pr_err("lpm = %i", ci->hw_bank.lpm); |
485 | return -ENODEV; | |
486 | } | |
487 | ||
bf9c85e7 PC |
488 | ci_platform_configure(ci); |
489 | ||
e443b333 AS |
490 | return 0; |
491 | } | |
492 | ||
22fa8445 PC |
493 | /** |
494 | * hw_wait_reg: wait the register value | |
495 | * | |
496 | * Sometimes, it needs to wait register value before going on. | |
497 | * Eg, when switch to device mode, the vbus value should be lower | |
498 | * than OTGSC_BSV before connects to host. | |
499 | * | |
500 | * @ci: the controller | |
501 | * @reg: register index | |
502 | * @mask: mast bit | |
503 | * @value: the bit value to wait | |
504 | * @timeout_ms: timeout in millisecond | |
505 | * | |
506 | * This function returns an error code if timeout | |
507 | */ | |
508 | int hw_wait_reg(struct ci_hdrc *ci, enum ci_hw_regs reg, u32 mask, | |
509 | u32 value, unsigned int timeout_ms) | |
510 | { | |
511 | unsigned long elapse = jiffies + msecs_to_jiffies(timeout_ms); | |
512 | ||
513 | while (hw_read(ci, reg, mask) != value) { | |
514 | if (time_after(jiffies, elapse)) { | |
515 | dev_err(ci->dev, "timeout waiting for %08x in %d\n", | |
516 | mask, reg); | |
517 | return -ETIMEDOUT; | |
518 | } | |
519 | msleep(20); | |
520 | } | |
521 | ||
522 | return 0; | |
523 | } | |
524 | ||
5f36e231 AS |
525 | static irqreturn_t ci_irq(int irq, void *data) |
526 | { | |
8e22978c | 527 | struct ci_hdrc *ci = data; |
5f36e231 | 528 | irqreturn_t ret = IRQ_NONE; |
b183c19f | 529 | u32 otgsc = 0; |
5f36e231 | 530 | |
1f874edc PC |
531 | if (ci->in_lpm) { |
532 | disable_irq_nosync(irq); | |
533 | ci->wakeup_int = true; | |
534 | pm_runtime_get(ci->dev); | |
535 | return IRQ_HANDLED; | |
536 | } | |
537 | ||
4dcf720c | 538 | if (ci->is_otg) { |
0c33bf78 | 539 | otgsc = hw_read_otgsc(ci, ~0); |
4dcf720c LJ |
540 | if (ci_otg_is_fsm_mode(ci)) { |
541 | ret = ci_otg_fsm_irq(ci); | |
542 | if (ret == IRQ_HANDLED) | |
543 | return ret; | |
544 | } | |
545 | } | |
5f36e231 | 546 | |
a107f8c5 PC |
547 | /* |
548 | * Handle id change interrupt, it indicates device/host function | |
549 | * switch. | |
550 | */ | |
551 | if (ci->is_otg && (otgsc & OTGSC_IDIE) && (otgsc & OTGSC_IDIS)) { | |
552 | ci->id_event = true; | |
0c33bf78 LJ |
553 | /* Clear ID change irq status */ |
554 | hw_write_otgsc(ci, OTGSC_IDIS, OTGSC_IDIS); | |
be6b0c1b | 555 | ci_otg_queue_work(ci); |
a107f8c5 PC |
556 | return IRQ_HANDLED; |
557 | } | |
b183c19f | 558 | |
a107f8c5 PC |
559 | /* |
560 | * Handle vbus change interrupt, it indicates device connection | |
561 | * and disconnection events. | |
562 | */ | |
563 | if (ci->is_otg && (otgsc & OTGSC_BSVIE) && (otgsc & OTGSC_BSVIS)) { | |
564 | ci->b_sess_valid_event = true; | |
0c33bf78 LJ |
565 | /* Clear BSV irq */ |
566 | hw_write_otgsc(ci, OTGSC_BSVIS, OTGSC_BSVIS); | |
be6b0c1b | 567 | ci_otg_queue_work(ci); |
a107f8c5 | 568 | return IRQ_HANDLED; |
5f36e231 AS |
569 | } |
570 | ||
a107f8c5 PC |
571 | /* Handle device/host interrupt */ |
572 | if (ci->role != CI_ROLE_END) | |
573 | ret = ci_role(ci)->irq(ci); | |
574 | ||
b183c19f | 575 | return ret; |
5f36e231 AS |
576 | } |
577 | ||
1542d9c3 PC |
578 | static int ci_get_platdata(struct device *dev, |
579 | struct ci_hdrc_platform_data *platdata) | |
580 | { | |
df96ed8d PC |
581 | int ret; |
582 | ||
c22600c3 PC |
583 | if (!platdata->phy_mode) |
584 | platdata->phy_mode = of_usb_get_phy_mode(dev->of_node); | |
585 | ||
586 | if (!platdata->dr_mode) | |
587 | platdata->dr_mode = of_usb_get_dr_mode(dev->of_node); | |
588 | ||
589 | if (platdata->dr_mode == USB_DR_MODE_UNKNOWN) | |
590 | platdata->dr_mode = USB_DR_MODE_OTG; | |
591 | ||
c2ec3a73 PC |
592 | if (platdata->dr_mode != USB_DR_MODE_PERIPHERAL) { |
593 | /* Get the vbus regulator */ | |
594 | platdata->reg_vbus = devm_regulator_get(dev, "vbus"); | |
595 | if (PTR_ERR(platdata->reg_vbus) == -EPROBE_DEFER) { | |
596 | return -EPROBE_DEFER; | |
597 | } else if (PTR_ERR(platdata->reg_vbus) == -ENODEV) { | |
6629467b | 598 | /* no vbus regulator is needed */ |
c2ec3a73 PC |
599 | platdata->reg_vbus = NULL; |
600 | } else if (IS_ERR(platdata->reg_vbus)) { | |
601 | dev_err(dev, "Getting regulator error: %ld\n", | |
602 | PTR_ERR(platdata->reg_vbus)); | |
603 | return PTR_ERR(platdata->reg_vbus); | |
604 | } | |
f6a9ff07 PC |
605 | /* Get TPL support */ |
606 | if (!platdata->tpl_support) | |
607 | platdata->tpl_support = | |
608 | of_usb_host_tpl_support(dev->of_node); | |
c2ec3a73 PC |
609 | } |
610 | ||
4f6743d5 MG |
611 | if (of_usb_get_maximum_speed(dev->of_node) == USB_SPEED_FULL) |
612 | platdata->flags |= CI_HDRC_FORCE_FULLSPEED; | |
613 | ||
df96ed8d PC |
614 | platdata->itc_setting = 1; |
615 | if (of_find_property(dev->of_node, "itc-setting", NULL)) { | |
616 | ret = of_property_read_u32(dev->of_node, "itc-setting", | |
617 | &platdata->itc_setting); | |
618 | if (ret) { | |
619 | dev_err(dev, | |
620 | "failed to get itc-setting\n"); | |
621 | return ret; | |
622 | } | |
623 | } | |
624 | ||
1542d9c3 PC |
625 | return 0; |
626 | } | |
627 | ||
fe6e125e RZ |
628 | static DEFINE_IDA(ci_ida); |
629 | ||
8e22978c | 630 | struct platform_device *ci_hdrc_add_device(struct device *dev, |
cbc6dc2a | 631 | struct resource *res, int nres, |
8e22978c | 632 | struct ci_hdrc_platform_data *platdata) |
cbc6dc2a RZ |
633 | { |
634 | struct platform_device *pdev; | |
fe6e125e | 635 | int id, ret; |
cbc6dc2a | 636 | |
1542d9c3 PC |
637 | ret = ci_get_platdata(dev, platdata); |
638 | if (ret) | |
639 | return ERR_PTR(ret); | |
640 | ||
fe6e125e RZ |
641 | id = ida_simple_get(&ci_ida, 0, 0, GFP_KERNEL); |
642 | if (id < 0) | |
643 | return ERR_PTR(id); | |
644 | ||
645 | pdev = platform_device_alloc("ci_hdrc", id); | |
646 | if (!pdev) { | |
647 | ret = -ENOMEM; | |
648 | goto put_id; | |
649 | } | |
cbc6dc2a RZ |
650 | |
651 | pdev->dev.parent = dev; | |
652 | pdev->dev.dma_mask = dev->dma_mask; | |
653 | pdev->dev.dma_parms = dev->dma_parms; | |
654 | dma_set_coherent_mask(&pdev->dev, dev->coherent_dma_mask); | |
655 | ||
656 | ret = platform_device_add_resources(pdev, res, nres); | |
657 | if (ret) | |
658 | goto err; | |
659 | ||
660 | ret = platform_device_add_data(pdev, platdata, sizeof(*platdata)); | |
661 | if (ret) | |
662 | goto err; | |
663 | ||
664 | ret = platform_device_add(pdev); | |
665 | if (ret) | |
666 | goto err; | |
667 | ||
668 | return pdev; | |
669 | ||
670 | err: | |
671 | platform_device_put(pdev); | |
fe6e125e RZ |
672 | put_id: |
673 | ida_simple_remove(&ci_ida, id); | |
cbc6dc2a RZ |
674 | return ERR_PTR(ret); |
675 | } | |
8e22978c | 676 | EXPORT_SYMBOL_GPL(ci_hdrc_add_device); |
cbc6dc2a | 677 | |
8e22978c | 678 | void ci_hdrc_remove_device(struct platform_device *pdev) |
cbc6dc2a | 679 | { |
98c35534 | 680 | int id = pdev->id; |
cbc6dc2a | 681 | platform_device_unregister(pdev); |
98c35534 | 682 | ida_simple_remove(&ci_ida, id); |
cbc6dc2a | 683 | } |
8e22978c | 684 | EXPORT_SYMBOL_GPL(ci_hdrc_remove_device); |
cbc6dc2a | 685 | |
3f124d23 PC |
686 | static inline void ci_role_destroy(struct ci_hdrc *ci) |
687 | { | |
688 | ci_hdrc_gadget_destroy(ci); | |
689 | ci_hdrc_host_destroy(ci); | |
cbec6bd5 PC |
690 | if (ci->is_otg) |
691 | ci_hdrc_otg_destroy(ci); | |
3f124d23 PC |
692 | } |
693 | ||
577b232f PC |
694 | static void ci_get_otg_capable(struct ci_hdrc *ci) |
695 | { | |
696 | if (ci->platdata->flags & CI_HDRC_DUAL_ROLE_NOT_OTG) | |
697 | ci->is_otg = false; | |
698 | else | |
699 | ci->is_otg = (hw_read(ci, CAP_DCCPARAMS, | |
700 | DCCPARAMS_DC | DCCPARAMS_HC) | |
701 | == (DCCPARAMS_DC | DCCPARAMS_HC)); | |
2e37cfd8 | 702 | if (ci->is_otg) { |
577b232f | 703 | dev_dbg(ci->dev, "It is OTG capable controller\n"); |
2e37cfd8 PC |
704 | /* Disable and clear all OTG irq */ |
705 | hw_write_otgsc(ci, OTGSC_INT_EN_BITS | OTGSC_INT_STATUS_BITS, | |
706 | OTGSC_INT_STATUS_BITS); | |
707 | } | |
577b232f PC |
708 | } |
709 | ||
41ac7b3a | 710 | static int ci_hdrc_probe(struct platform_device *pdev) |
e443b333 AS |
711 | { |
712 | struct device *dev = &pdev->dev; | |
8e22978c | 713 | struct ci_hdrc *ci; |
e443b333 AS |
714 | struct resource *res; |
715 | void __iomem *base; | |
716 | int ret; | |
691962d1 | 717 | enum usb_dr_mode dr_mode; |
e443b333 | 718 | |
fad56745 | 719 | if (!dev_get_platdata(dev)) { |
e443b333 AS |
720 | dev_err(dev, "platform data missing\n"); |
721 | return -ENODEV; | |
722 | } | |
723 | ||
724 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
19290816 FB |
725 | base = devm_ioremap_resource(dev, res); |
726 | if (IS_ERR(base)) | |
727 | return PTR_ERR(base); | |
e443b333 | 728 | |
5f36e231 | 729 | ci = devm_kzalloc(dev, sizeof(*ci), GFP_KERNEL); |
d0f99249 | 730 | if (!ci) |
5f36e231 | 731 | return -ENOMEM; |
5f36e231 AS |
732 | |
733 | ci->dev = dev; | |
fad56745 | 734 | ci->platdata = dev_get_platdata(dev); |
ed8f8318 PC |
735 | ci->imx28_write_fix = !!(ci->platdata->flags & |
736 | CI_HDRC_IMX28_WRITE_FIX); | |
1f874edc PC |
737 | ci->supports_runtime_pm = !!(ci->platdata->flags & |
738 | CI_HDRC_SUPPORTS_RUNTIME_PM); | |
5f36e231 AS |
739 | |
740 | ret = hw_device_init(ci, base); | |
741 | if (ret < 0) { | |
742 | dev_err(dev, "can't initialize hardware\n"); | |
743 | return -ENODEV; | |
744 | } | |
e443b333 | 745 | |
1e5e2d3d AT |
746 | if (ci->platdata->phy) { |
747 | ci->phy = ci->platdata->phy; | |
748 | } else if (ci->platdata->usb_phy) { | |
ef44cb42 | 749 | ci->usb_phy = ci->platdata->usb_phy; |
1e5e2d3d | 750 | } else { |
21a5b579 AT |
751 | ci->phy = devm_phy_get(dev->parent, "usb-phy"); |
752 | ci->usb_phy = devm_usb_get_phy(dev->parent, USB_PHY_TYPE_USB2); | |
c859aa65 | 753 | |
1e5e2d3d AT |
754 | /* if both generic PHY and USB PHY layers aren't enabled */ |
755 | if (PTR_ERR(ci->phy) == -ENOSYS && | |
756 | PTR_ERR(ci->usb_phy) == -ENXIO) | |
757 | return -ENXIO; | |
758 | ||
759 | if (IS_ERR(ci->phy) && IS_ERR(ci->usb_phy)) | |
760 | return -EPROBE_DEFER; | |
c859aa65 | 761 | |
1e5e2d3d AT |
762 | if (IS_ERR(ci->phy)) |
763 | ci->phy = NULL; | |
764 | else if (IS_ERR(ci->usb_phy)) | |
765 | ci->usb_phy = NULL; | |
c859aa65 PC |
766 | } |
767 | ||
d03cccff | 768 | ret = ci_usb_phy_init(ci); |
74475ede PC |
769 | if (ret) { |
770 | dev_err(dev, "unable to init phy: %d\n", ret); | |
771 | return ret; | |
772 | } | |
773 | ||
eb70e5ab AS |
774 | ci->hw_bank.phys = res->start; |
775 | ||
5f36e231 AS |
776 | ci->irq = platform_get_irq(pdev, 0); |
777 | if (ci->irq < 0) { | |
e443b333 | 778 | dev_err(dev, "missing IRQ\n"); |
42d18212 | 779 | ret = ci->irq; |
c859aa65 | 780 | goto deinit_phy; |
5f36e231 AS |
781 | } |
782 | ||
577b232f PC |
783 | ci_get_otg_capable(ci); |
784 | ||
691962d1 | 785 | dr_mode = ci->platdata->dr_mode; |
5f36e231 | 786 | /* initialize role(s) before the interrupt is requested */ |
691962d1 SH |
787 | if (dr_mode == USB_DR_MODE_OTG || dr_mode == USB_DR_MODE_HOST) { |
788 | ret = ci_hdrc_host_init(ci); | |
789 | if (ret) | |
790 | dev_info(dev, "doesn't support host\n"); | |
791 | } | |
eb70e5ab | 792 | |
691962d1 SH |
793 | if (dr_mode == USB_DR_MODE_OTG || dr_mode == USB_DR_MODE_PERIPHERAL) { |
794 | ret = ci_hdrc_gadget_init(ci); | |
795 | if (ret) | |
796 | dev_info(dev, "doesn't support gadget\n"); | |
797 | } | |
5f36e231 AS |
798 | |
799 | if (!ci->roles[CI_ROLE_HOST] && !ci->roles[CI_ROLE_GADGET]) { | |
800 | dev_err(dev, "no supported roles\n"); | |
74475ede | 801 | ret = -ENODEV; |
c859aa65 | 802 | goto deinit_phy; |
cbec6bd5 PC |
803 | } |
804 | ||
27c62c2d | 805 | if (ci->is_otg && ci->roles[CI_ROLE_GADGET]) { |
cbec6bd5 PC |
806 | ret = ci_hdrc_otg_init(ci); |
807 | if (ret) { | |
808 | dev_err(dev, "init otg fails, ret = %d\n", ret); | |
809 | goto stop; | |
810 | } | |
5f36e231 AS |
811 | } |
812 | ||
813 | if (ci->roles[CI_ROLE_HOST] && ci->roles[CI_ROLE_GADGET]) { | |
577b232f | 814 | if (ci->is_otg) { |
577b232f | 815 | ci->role = ci_otg_role(ci); |
0c33bf78 LJ |
816 | /* Enable ID change irq */ |
817 | hw_write_otgsc(ci, OTGSC_IDIE, OTGSC_IDIE); | |
577b232f PC |
818 | } else { |
819 | /* | |
820 | * If the controller is not OTG capable, but support | |
821 | * role switch, the defalt role is gadget, and the | |
822 | * user can switch it through debugfs. | |
823 | */ | |
824 | ci->role = CI_ROLE_GADGET; | |
825 | } | |
5f36e231 AS |
826 | } else { |
827 | ci->role = ci->roles[CI_ROLE_HOST] | |
828 | ? CI_ROLE_HOST | |
829 | : CI_ROLE_GADGET; | |
830 | } | |
831 | ||
4dcf720c | 832 | if (!ci_otg_is_fsm_mode(ci)) { |
961ea496 LJ |
833 | /* only update vbus status for peripheral */ |
834 | if (ci->role == CI_ROLE_GADGET) | |
835 | ci_handle_vbus_change(ci); | |
836 | ||
4dcf720c LJ |
837 | ret = ci_role_start(ci, ci->role); |
838 | if (ret) { | |
839 | dev_err(dev, "can't start %s role\n", | |
840 | ci_role(ci)->name); | |
841 | goto stop; | |
842 | } | |
e443b333 AS |
843 | } |
844 | ||
24c498df | 845 | platform_set_drvdata(pdev, ci); |
4c503dd5 PC |
846 | ret = devm_request_irq(dev, ci->irq, ci_irq, IRQF_SHARED, |
847 | ci->platdata->name, ci); | |
5f36e231 AS |
848 | if (ret) |
849 | goto stop; | |
e443b333 | 850 | |
1f874edc PC |
851 | if (ci->supports_runtime_pm) { |
852 | pm_runtime_set_active(&pdev->dev); | |
853 | pm_runtime_enable(&pdev->dev); | |
854 | pm_runtime_set_autosuspend_delay(&pdev->dev, 2000); | |
855 | pm_runtime_mark_last_busy(ci->dev); | |
856 | pm_runtime_use_autosuspend(&pdev->dev); | |
857 | } | |
858 | ||
4dcf720c LJ |
859 | if (ci_otg_is_fsm_mode(ci)) |
860 | ci_hdrc_otg_fsm_start(ci); | |
861 | ||
f8efa766 PC |
862 | device_set_wakeup_capable(&pdev->dev, true); |
863 | ||
adf0f735 AS |
864 | ret = dbg_create_files(ci); |
865 | if (!ret) | |
866 | return 0; | |
5f36e231 | 867 | |
5f36e231 | 868 | stop: |
3f124d23 | 869 | ci_role_destroy(ci); |
c859aa65 | 870 | deinit_phy: |
1e5e2d3d | 871 | ci_usb_phy_exit(ci); |
e443b333 AS |
872 | |
873 | return ret; | |
874 | } | |
875 | ||
fb4e98ab | 876 | static int ci_hdrc_remove(struct platform_device *pdev) |
e443b333 | 877 | { |
8e22978c | 878 | struct ci_hdrc *ci = platform_get_drvdata(pdev); |
e443b333 | 879 | |
1f874edc PC |
880 | if (ci->supports_runtime_pm) { |
881 | pm_runtime_get_sync(&pdev->dev); | |
882 | pm_runtime_disable(&pdev->dev); | |
883 | pm_runtime_put_noidle(&pdev->dev); | |
884 | } | |
885 | ||
adf0f735 | 886 | dbg_remove_files(ci); |
3f124d23 | 887 | ci_role_destroy(ci); |
864cf949 | 888 | ci_hdrc_enter_lpm(ci, true); |
1e5e2d3d | 889 | ci_usb_phy_exit(ci); |
e443b333 AS |
890 | |
891 | return 0; | |
892 | } | |
893 | ||
1f874edc | 894 | #ifdef CONFIG_PM |
961ea496 LJ |
895 | /* Prepare wakeup by SRP before suspend */ |
896 | static void ci_otg_fsm_suspend_for_srp(struct ci_hdrc *ci) | |
897 | { | |
898 | if ((ci->fsm.otg->state == OTG_STATE_A_IDLE) && | |
899 | !hw_read_otgsc(ci, OTGSC_ID)) { | |
900 | hw_write(ci, OP_PORTSC, PORTSC_W1C_BITS | PORTSC_PP, | |
901 | PORTSC_PP); | |
902 | hw_write(ci, OP_PORTSC, PORTSC_W1C_BITS | PORTSC_WKCN, | |
903 | PORTSC_WKCN); | |
904 | } | |
905 | } | |
906 | ||
907 | /* Handle SRP when wakeup by data pulse */ | |
908 | static void ci_otg_fsm_wakeup_by_srp(struct ci_hdrc *ci) | |
909 | { | |
910 | if ((ci->fsm.otg->state == OTG_STATE_A_IDLE) && | |
911 | (ci->fsm.a_bus_drop == 1) && (ci->fsm.a_bus_req == 0)) { | |
912 | if (!hw_read_otgsc(ci, OTGSC_ID)) { | |
913 | ci->fsm.a_srp_det = 1; | |
914 | ci->fsm.a_bus_drop = 0; | |
915 | } else { | |
916 | ci->fsm.id = 1; | |
917 | } | |
918 | ci_otg_queue_work(ci); | |
919 | } | |
920 | } | |
921 | ||
8076932f PC |
922 | static void ci_controller_suspend(struct ci_hdrc *ci) |
923 | { | |
1f874edc | 924 | disable_irq(ci->irq); |
8076932f | 925 | ci_hdrc_enter_lpm(ci, true); |
1f874edc PC |
926 | usb_phy_set_suspend(ci->usb_phy, 1); |
927 | ci->in_lpm = true; | |
928 | enable_irq(ci->irq); | |
8076932f PC |
929 | } |
930 | ||
931 | static int ci_controller_resume(struct device *dev) | |
932 | { | |
933 | struct ci_hdrc *ci = dev_get_drvdata(dev); | |
934 | ||
935 | dev_dbg(dev, "at %s\n", __func__); | |
936 | ||
1f874edc PC |
937 | if (!ci->in_lpm) { |
938 | WARN_ON(1); | |
939 | return 0; | |
940 | } | |
8076932f | 941 | |
1f874edc | 942 | ci_hdrc_enter_lpm(ci, false); |
8076932f PC |
943 | if (ci->usb_phy) { |
944 | usb_phy_set_suspend(ci->usb_phy, 0); | |
945 | usb_phy_set_wakeup(ci->usb_phy, false); | |
946 | hw_wait_phy_stable(); | |
947 | } | |
948 | ||
1f874edc PC |
949 | ci->in_lpm = false; |
950 | if (ci->wakeup_int) { | |
951 | ci->wakeup_int = false; | |
952 | pm_runtime_mark_last_busy(ci->dev); | |
953 | pm_runtime_put_autosuspend(ci->dev); | |
954 | enable_irq(ci->irq); | |
961ea496 LJ |
955 | if (ci_otg_is_fsm_mode(ci)) |
956 | ci_otg_fsm_wakeup_by_srp(ci); | |
1f874edc PC |
957 | } |
958 | ||
8076932f PC |
959 | return 0; |
960 | } | |
961 | ||
1f874edc | 962 | #ifdef CONFIG_PM_SLEEP |
8076932f PC |
963 | static int ci_suspend(struct device *dev) |
964 | { | |
965 | struct ci_hdrc *ci = dev_get_drvdata(dev); | |
966 | ||
967 | if (ci->wq) | |
968 | flush_workqueue(ci->wq); | |
1f874edc PC |
969 | /* |
970 | * Controller needs to be active during suspend, otherwise the core | |
971 | * may run resume when the parent is at suspend if other driver's | |
972 | * suspend fails, it occurs before parent's suspend has not started, | |
973 | * but the core suspend has finished. | |
974 | */ | |
975 | if (ci->in_lpm) | |
976 | pm_runtime_resume(dev); | |
977 | ||
978 | if (ci->in_lpm) { | |
979 | WARN_ON(1); | |
980 | return 0; | |
981 | } | |
8076932f | 982 | |
f8efa766 | 983 | if (device_may_wakeup(dev)) { |
961ea496 LJ |
984 | if (ci_otg_is_fsm_mode(ci)) |
985 | ci_otg_fsm_suspend_for_srp(ci); | |
986 | ||
f8efa766 PC |
987 | usb_phy_set_wakeup(ci->usb_phy, true); |
988 | enable_irq_wake(ci->irq); | |
989 | } | |
990 | ||
8076932f PC |
991 | ci_controller_suspend(ci); |
992 | ||
993 | return 0; | |
994 | } | |
995 | ||
996 | static int ci_resume(struct device *dev) | |
997 | { | |
1f874edc PC |
998 | struct ci_hdrc *ci = dev_get_drvdata(dev); |
999 | int ret; | |
1000 | ||
f8efa766 PC |
1001 | if (device_may_wakeup(dev)) |
1002 | disable_irq_wake(ci->irq); | |
1003 | ||
1f874edc PC |
1004 | ret = ci_controller_resume(dev); |
1005 | if (ret) | |
1006 | return ret; | |
1007 | ||
1008 | if (ci->supports_runtime_pm) { | |
1009 | pm_runtime_disable(dev); | |
1010 | pm_runtime_set_active(dev); | |
1011 | pm_runtime_enable(dev); | |
1012 | } | |
1013 | ||
1014 | return ret; | |
8076932f PC |
1015 | } |
1016 | #endif /* CONFIG_PM_SLEEP */ | |
1017 | ||
1f874edc PC |
1018 | static int ci_runtime_suspend(struct device *dev) |
1019 | { | |
1020 | struct ci_hdrc *ci = dev_get_drvdata(dev); | |
1021 | ||
1022 | dev_dbg(dev, "at %s\n", __func__); | |
1023 | ||
1024 | if (ci->in_lpm) { | |
1025 | WARN_ON(1); | |
1026 | return 0; | |
1027 | } | |
1028 | ||
961ea496 LJ |
1029 | if (ci_otg_is_fsm_mode(ci)) |
1030 | ci_otg_fsm_suspend_for_srp(ci); | |
1031 | ||
1f874edc PC |
1032 | usb_phy_set_wakeup(ci->usb_phy, true); |
1033 | ci_controller_suspend(ci); | |
1034 | ||
1035 | return 0; | |
1036 | } | |
1037 | ||
1038 | static int ci_runtime_resume(struct device *dev) | |
1039 | { | |
1040 | return ci_controller_resume(dev); | |
1041 | } | |
1042 | ||
1043 | #endif /* CONFIG_PM */ | |
8076932f PC |
1044 | static const struct dev_pm_ops ci_pm_ops = { |
1045 | SET_SYSTEM_SLEEP_PM_OPS(ci_suspend, ci_resume) | |
1f874edc | 1046 | SET_RUNTIME_PM_OPS(ci_runtime_suspend, ci_runtime_resume, NULL) |
8076932f | 1047 | }; |
1f874edc | 1048 | |
5f36e231 AS |
1049 | static struct platform_driver ci_hdrc_driver = { |
1050 | .probe = ci_hdrc_probe, | |
7690417d | 1051 | .remove = ci_hdrc_remove, |
e443b333 | 1052 | .driver = { |
5f36e231 | 1053 | .name = "ci_hdrc", |
8076932f | 1054 | .pm = &ci_pm_ops, |
e443b333 AS |
1055 | }, |
1056 | }; | |
1057 | ||
2f01a33b PC |
1058 | static int __init ci_hdrc_platform_register(void) |
1059 | { | |
1060 | ci_hdrc_host_driver_init(); | |
1061 | return platform_driver_register(&ci_hdrc_driver); | |
1062 | } | |
1063 | module_init(ci_hdrc_platform_register); | |
1064 | ||
1065 | static void __exit ci_hdrc_platform_unregister(void) | |
1066 | { | |
1067 | platform_driver_unregister(&ci_hdrc_driver); | |
1068 | } | |
1069 | module_exit(ci_hdrc_platform_unregister); | |
e443b333 | 1070 | |
5f36e231 | 1071 | MODULE_ALIAS("platform:ci_hdrc"); |
e443b333 AS |
1072 | MODULE_LICENSE("GPL v2"); |
1073 | MODULE_AUTHOR("David Lopo <dlopo@chipidea.mips.com>"); | |
5f36e231 | 1074 | MODULE_DESCRIPTION("ChipIdea HDRC Driver"); |