pinctrl/abx500: fix ab8505 alternate function
[GitHub/LineageOS/android_kernel_motorola_exynos9610.git] / drivers / pinctrl / core.c
CommitLineData
2744e8af
LW
1/*
2 * Core driver for the pin control subsystem
3 *
befe5bdf 4 * Copyright (C) 2011-2012 ST-Ericsson SA
2744e8af
LW
5 * Written on behalf of Linaro for ST-Ericsson
6 * Based on bits of regulator core, gpio core and clk core
7 *
8 * Author: Linus Walleij <linus.walleij@linaro.org>
9 *
b2b3e66e
SW
10 * Copyright (C) 2012 NVIDIA CORPORATION. All rights reserved.
11 *
2744e8af
LW
12 * License terms: GNU General Public License (GPL) version 2
13 */
14#define pr_fmt(fmt) "pinctrl core: " fmt
15
16#include <linux/kernel.h>
ab78029e 17#include <linux/kref.h>
a5a697cd 18#include <linux/export.h>
2744e8af
LW
19#include <linux/init.h>
20#include <linux/device.h>
21#include <linux/slab.h>
2744e8af
LW
22#include <linux/err.h>
23#include <linux/list.h>
2744e8af
LW
24#include <linux/sysfs.h>
25#include <linux/debugfs.h>
26#include <linux/seq_file.h>
6d4ca1fb 27#include <linux/pinctrl/consumer.h>
2744e8af
LW
28#include <linux/pinctrl/pinctrl.h>
29#include <linux/pinctrl/machine.h>
51e13c24 30#include <asm-generic/gpio.h>
2744e8af 31#include "core.h"
57291ce2 32#include "devicetree.h"
2744e8af 33#include "pinmux.h"
ae6b4d85 34#include "pinconf.h"
2744e8af 35
b2b3e66e 36
5b3aa5f7
DA
37static bool pinctrl_dummy_state;
38
57b676f9
SW
39/* Mutex taken by all entry points */
40DEFINE_MUTEX(pinctrl_mutex);
41
42/* Global list of pin control devices (struct pinctrl_dev) */
57291ce2 43LIST_HEAD(pinctrldev_list);
2744e8af 44
57b676f9 45/* List of pin controller handles (struct pinctrl) */
befe5bdf
LW
46static LIST_HEAD(pinctrl_list);
47
57b676f9 48/* List of pinctrl maps (struct pinctrl_maps) */
6f9e41f4 49LIST_HEAD(pinctrl_maps);
b2b3e66e 50
befe5bdf 51
5b3aa5f7
DA
52/**
53 * pinctrl_provide_dummies() - indicate if pinctrl provides dummy state support
54 *
55 * Usually this function is called by platforms without pinctrl driver support
56 * but run with some shared drivers using pinctrl APIs.
57 * After calling this function, the pinctrl core will return successfully
58 * with creating a dummy state for the driver to keep going smoothly.
59 */
60void pinctrl_provide_dummies(void)
61{
62 pinctrl_dummy_state = true;
63}
64
2744e8af
LW
65const char *pinctrl_dev_get_name(struct pinctrl_dev *pctldev)
66{
67 /* We're not allowed to register devices without name */
68 return pctldev->desc->name;
69}
70EXPORT_SYMBOL_GPL(pinctrl_dev_get_name);
71
d6e99abb
HZ
72const char *pinctrl_dev_get_devname(struct pinctrl_dev *pctldev)
73{
74 return dev_name(pctldev->dev);
75}
76EXPORT_SYMBOL_GPL(pinctrl_dev_get_devname);
77
2744e8af
LW
78void *pinctrl_dev_get_drvdata(struct pinctrl_dev *pctldev)
79{
80 return pctldev->driver_data;
81}
82EXPORT_SYMBOL_GPL(pinctrl_dev_get_drvdata);
83
84/**
9dfac4fd
LW
85 * get_pinctrl_dev_from_devname() - look up pin controller device
86 * @devname: the name of a device instance, as returned by dev_name()
2744e8af
LW
87 *
88 * Looks up a pin control device matching a certain device name or pure device
89 * pointer, the pure device pointer will take precedence.
90 */
9dfac4fd 91struct pinctrl_dev *get_pinctrl_dev_from_devname(const char *devname)
2744e8af
LW
92{
93 struct pinctrl_dev *pctldev = NULL;
94 bool found = false;
95
9dfac4fd
LW
96 if (!devname)
97 return NULL;
98
2744e8af 99 list_for_each_entry(pctldev, &pinctrldev_list, node) {
9dfac4fd 100 if (!strcmp(dev_name(pctldev->dev), devname)) {
2744e8af
LW
101 /* Matched on device name */
102 found = true;
103 break;
104 }
105 }
2744e8af
LW
106
107 return found ? pctldev : NULL;
108}
109
ae6b4d85
LW
110/**
111 * pin_get_from_name() - look up a pin number from a name
112 * @pctldev: the pin control device to lookup the pin on
113 * @name: the name of the pin to look up
114 */
115int pin_get_from_name(struct pinctrl_dev *pctldev, const char *name)
116{
706e8520 117 unsigned i, pin;
ae6b4d85 118
706e8520
CP
119 /* The pin number can be retrived from the pin controller descriptor */
120 for (i = 0; i < pctldev->desc->npins; i++) {
ae6b4d85
LW
121 struct pin_desc *desc;
122
706e8520 123 pin = pctldev->desc->pins[i].number;
ae6b4d85
LW
124 desc = pin_desc_get(pctldev, pin);
125 /* Pin space may be sparse */
126 if (desc == NULL)
127 continue;
128 if (desc->name && !strcmp(name, desc->name))
129 return pin;
130 }
131
132 return -EINVAL;
133}
134
dcb5dbc3
DA
135/**
136 * pin_get_name_from_id() - look up a pin name from a pin id
137 * @pctldev: the pin control device to lookup the pin on
138 * @name: the name of the pin to look up
139 */
140const char *pin_get_name(struct pinctrl_dev *pctldev, const unsigned pin)
141{
142 const struct pin_desc *desc;
143
144 desc = pin_desc_get(pctldev, pin);
145 if (desc == NULL) {
146 dev_err(pctldev->dev, "failed to get pin(%d) name\n",
147 pin);
148 return NULL;
149 }
150
151 return desc->name;
152}
153
2744e8af
LW
154/**
155 * pin_is_valid() - check if pin exists on controller
156 * @pctldev: the pin control device to check the pin on
157 * @pin: pin to check, use the local pin controller index number
158 *
159 * This tells us whether a certain pin exist on a certain pin controller or
160 * not. Pin lists may be sparse, so some pins may not exist.
161 */
162bool pin_is_valid(struct pinctrl_dev *pctldev, int pin)
163{
164 struct pin_desc *pindesc;
165
166 if (pin < 0)
167 return false;
168
57b676f9 169 mutex_lock(&pinctrl_mutex);
2744e8af 170 pindesc = pin_desc_get(pctldev, pin);
57b676f9 171 mutex_unlock(&pinctrl_mutex);
2744e8af 172
57b676f9 173 return pindesc != NULL;
2744e8af
LW
174}
175EXPORT_SYMBOL_GPL(pin_is_valid);
176
177/* Deletes a range of pin descriptors */
178static void pinctrl_free_pindescs(struct pinctrl_dev *pctldev,
179 const struct pinctrl_pin_desc *pins,
180 unsigned num_pins)
181{
182 int i;
183
2744e8af
LW
184 for (i = 0; i < num_pins; i++) {
185 struct pin_desc *pindesc;
186
187 pindesc = radix_tree_lookup(&pctldev->pin_desc_tree,
188 pins[i].number);
189 if (pindesc != NULL) {
190 radix_tree_delete(&pctldev->pin_desc_tree,
191 pins[i].number);
ca53c5f1
LW
192 if (pindesc->dynamic_name)
193 kfree(pindesc->name);
2744e8af
LW
194 }
195 kfree(pindesc);
196 }
2744e8af
LW
197}
198
199static int pinctrl_register_one_pin(struct pinctrl_dev *pctldev,
200 unsigned number, const char *name)
201{
202 struct pin_desc *pindesc;
203
204 pindesc = pin_desc_get(pctldev, number);
205 if (pindesc != NULL) {
206 pr_err("pin %d already registered on %s\n", number,
207 pctldev->desc->name);
208 return -EINVAL;
209 }
210
211 pindesc = kzalloc(sizeof(*pindesc), GFP_KERNEL);
95dcd4ae
SW
212 if (pindesc == NULL) {
213 dev_err(pctldev->dev, "failed to alloc struct pin_desc\n");
2744e8af 214 return -ENOMEM;
95dcd4ae 215 }
ae6b4d85 216
2744e8af
LW
217 /* Set owner */
218 pindesc->pctldev = pctldev;
219
9af1e44f 220 /* Copy basic pin info */
8dc6ae4d 221 if (name) {
ca53c5f1
LW
222 pindesc->name = name;
223 } else {
224 pindesc->name = kasprintf(GFP_KERNEL, "PIN%u", number);
eb26cc9c
SK
225 if (pindesc->name == NULL) {
226 kfree(pindesc);
ca53c5f1 227 return -ENOMEM;
eb26cc9c 228 }
ca53c5f1
LW
229 pindesc->dynamic_name = true;
230 }
2744e8af 231
2744e8af 232 radix_tree_insert(&pctldev->pin_desc_tree, number, pindesc);
2744e8af 233 pr_debug("registered pin %d (%s) on %s\n",
ca53c5f1 234 number, pindesc->name, pctldev->desc->name);
2744e8af
LW
235 return 0;
236}
237
238static int pinctrl_register_pins(struct pinctrl_dev *pctldev,
239 struct pinctrl_pin_desc const *pins,
240 unsigned num_descs)
241{
242 unsigned i;
243 int ret = 0;
244
245 for (i = 0; i < num_descs; i++) {
246 ret = pinctrl_register_one_pin(pctldev,
247 pins[i].number, pins[i].name);
248 if (ret)
249 return ret;
250 }
251
252 return 0;
253}
254
255/**
256 * pinctrl_match_gpio_range() - check if a certain GPIO pin is in range
257 * @pctldev: pin controller device to check
258 * @gpio: gpio pin to check taken from the global GPIO pin space
259 *
260 * Tries to match a GPIO pin number to the ranges handled by a certain pin
261 * controller, return the range or NULL
262 */
263static struct pinctrl_gpio_range *
264pinctrl_match_gpio_range(struct pinctrl_dev *pctldev, unsigned gpio)
265{
266 struct pinctrl_gpio_range *range = NULL;
267
268 /* Loop over the ranges */
2744e8af
LW
269 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
270 /* Check if we're in the valid range */
271 if (gpio >= range->base &&
272 gpio < range->base + range->npins) {
2744e8af
LW
273 return range;
274 }
275 }
2744e8af
LW
276
277 return NULL;
278}
279
51e13c24
HZ
280/**
281 * pinctrl_ready_for_gpio_range() - check if other GPIO pins of
282 * the same GPIO chip are in range
283 * @gpio: gpio pin to check taken from the global GPIO pin space
284 *
285 * This function is complement of pinctrl_match_gpio_range(). If the return
286 * value of pinctrl_match_gpio_range() is NULL, this function could be used
287 * to check whether pinctrl device is ready or not. Maybe some GPIO pins
288 * of the same GPIO chip don't have back-end pinctrl interface.
289 * If the return value is true, it means that pinctrl device is ready & the
290 * certain GPIO pin doesn't have back-end pinctrl device. If the return value
291 * is false, it means that pinctrl device may not be ready.
292 */
293static bool pinctrl_ready_for_gpio_range(unsigned gpio)
294{
295 struct pinctrl_dev *pctldev;
296 struct pinctrl_gpio_range *range = NULL;
297 struct gpio_chip *chip = gpio_to_chip(gpio);
298
299 /* Loop over the pin controllers */
300 list_for_each_entry(pctldev, &pinctrldev_list, node) {
301 /* Loop over the ranges */
302 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
303 /* Check if any gpio range overlapped with gpio chip */
304 if (range->base + range->npins - 1 < chip->base ||
305 range->base > chip->base + chip->ngpio - 1)
306 continue;
307 return true;
308 }
309 }
310 return false;
311}
312
2744e8af
LW
313/**
314 * pinctrl_get_device_gpio_range() - find device for GPIO range
315 * @gpio: the pin to locate the pin controller for
316 * @outdev: the pin control device if found
317 * @outrange: the GPIO range if found
318 *
319 * Find the pin controller handling a certain GPIO pin from the pinspace of
320 * the GPIO subsystem, return the device and the matching GPIO range. Returns
4650b7cb
DA
321 * -EPROBE_DEFER if the GPIO range could not be found in any device since it
322 * may still have not been registered.
2744e8af 323 */
4ecce45d
SW
324static int pinctrl_get_device_gpio_range(unsigned gpio,
325 struct pinctrl_dev **outdev,
326 struct pinctrl_gpio_range **outrange)
2744e8af
LW
327{
328 struct pinctrl_dev *pctldev = NULL;
329
330 /* Loop over the pin controllers */
2744e8af
LW
331 list_for_each_entry(pctldev, &pinctrldev_list, node) {
332 struct pinctrl_gpio_range *range;
333
334 range = pinctrl_match_gpio_range(pctldev, gpio);
335 if (range != NULL) {
336 *outdev = pctldev;
337 *outrange = range;
2744e8af
LW
338 return 0;
339 }
340 }
2744e8af 341
4650b7cb 342 return -EPROBE_DEFER;
2744e8af
LW
343}
344
345/**
346 * pinctrl_add_gpio_range() - register a GPIO range for a controller
347 * @pctldev: pin controller device to add the range to
348 * @range: the GPIO range to add
349 *
350 * This adds a range of GPIOs to be handled by a certain pin controller. Call
351 * this to register handled ranges after registering your pin controller.
352 */
353void pinctrl_add_gpio_range(struct pinctrl_dev *pctldev,
354 struct pinctrl_gpio_range *range)
355{
57b676f9 356 mutex_lock(&pinctrl_mutex);
8b9c139f 357 list_add_tail(&range->node, &pctldev->gpio_ranges);
57b676f9 358 mutex_unlock(&pinctrl_mutex);
2744e8af 359}
4ecce45d 360EXPORT_SYMBOL_GPL(pinctrl_add_gpio_range);
2744e8af 361
3e5e00b6
DA
362void pinctrl_add_gpio_ranges(struct pinctrl_dev *pctldev,
363 struct pinctrl_gpio_range *ranges,
364 unsigned nranges)
365{
366 int i;
367
368 for (i = 0; i < nranges; i++)
369 pinctrl_add_gpio_range(pctldev, &ranges[i]);
370}
371EXPORT_SYMBOL_GPL(pinctrl_add_gpio_ranges);
372
192c369c 373struct pinctrl_dev *pinctrl_find_and_add_gpio_range(const char *devname,
f23f1516
SH
374 struct pinctrl_gpio_range *range)
375{
376 struct pinctrl_dev *pctldev = get_pinctrl_dev_from_devname(devname);
377
dfa97515
LW
378 /*
379 * If we can't find this device, let's assume that is because
380 * it has not probed yet, so the driver trying to register this
381 * range need to defer probing.
382 */
f23f1516 383 if (!pctldev)
dfa97515 384 return ERR_PTR(-EPROBE_DEFER);
f23f1516
SH
385
386 pinctrl_add_gpio_range(pctldev, range);
387 return pctldev;
388}
192c369c 389EXPORT_SYMBOL_GPL(pinctrl_find_and_add_gpio_range);
f23f1516 390
9afbefb2
LW
391/**
392 * pinctrl_find_gpio_range_from_pin() - locate the GPIO range for a pin
393 * @pctldev: the pin controller device to look in
394 * @pin: a controller-local number to find the range for
395 */
396struct pinctrl_gpio_range *
397pinctrl_find_gpio_range_from_pin(struct pinctrl_dev *pctldev,
398 unsigned int pin)
399{
400 struct pinctrl_gpio_range *range = NULL;
401
402 /* Loop over the ranges */
403 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
404 /* Check if we're in the valid range */
405 if (pin >= range->pin_base &&
406 pin < range->pin_base + range->npins) {
407 return range;
408 }
409 }
410
411 return NULL;
412}
413EXPORT_SYMBOL_GPL(pinctrl_find_gpio_range_from_pin);
414
7e10ee68
VK
415/**
416 * pinctrl_remove_gpio_range() - remove a range of GPIOs fro a pin controller
417 * @pctldev: pin controller device to remove the range from
418 * @range: the GPIO range to remove
419 */
420void pinctrl_remove_gpio_range(struct pinctrl_dev *pctldev,
421 struct pinctrl_gpio_range *range)
422{
423 mutex_lock(&pinctrl_mutex);
424 list_del(&range->node);
425 mutex_unlock(&pinctrl_mutex);
426}
427EXPORT_SYMBOL_GPL(pinctrl_remove_gpio_range);
428
7afde8ba
LW
429/**
430 * pinctrl_get_group_selector() - returns the group selector for a group
431 * @pctldev: the pin controller handling the group
432 * @pin_group: the pin group to look up
433 */
434int pinctrl_get_group_selector(struct pinctrl_dev *pctldev,
435 const char *pin_group)
436{
437 const struct pinctrl_ops *pctlops = pctldev->desc->pctlops;
d1e90e9e 438 unsigned ngroups = pctlops->get_groups_count(pctldev);
7afde8ba
LW
439 unsigned group_selector = 0;
440
d1e90e9e 441 while (group_selector < ngroups) {
7afde8ba
LW
442 const char *gname = pctlops->get_group_name(pctldev,
443 group_selector);
444 if (!strcmp(gname, pin_group)) {
51cd24ee 445 dev_dbg(pctldev->dev,
7afde8ba
LW
446 "found group selector %u for %s\n",
447 group_selector,
448 pin_group);
449 return group_selector;
450 }
451
452 group_selector++;
453 }
454
51cd24ee 455 dev_err(pctldev->dev, "does not have pin group %s\n",
7afde8ba
LW
456 pin_group);
457
458 return -EINVAL;
459}
460
befe5bdf
LW
461/**
462 * pinctrl_request_gpio() - request a single pin to be used in as GPIO
463 * @gpio: the GPIO pin number from the GPIO subsystem number space
464 *
465 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
466 * as part of their gpio_request() semantics, platforms and individual drivers
467 * shall *NOT* request GPIO pins to be muxed in.
468 */
469int pinctrl_request_gpio(unsigned gpio)
470{
471 struct pinctrl_dev *pctldev;
472 struct pinctrl_gpio_range *range;
473 int ret;
474 int pin;
475
57b676f9
SW
476 mutex_lock(&pinctrl_mutex);
477
befe5bdf 478 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
57b676f9 479 if (ret) {
51e13c24
HZ
480 if (pinctrl_ready_for_gpio_range(gpio))
481 ret = 0;
57b676f9 482 mutex_unlock(&pinctrl_mutex);
4650b7cb 483 return ret;
57b676f9 484 }
befe5bdf
LW
485
486 /* Convert to the pin controllers number space */
487 pin = gpio - range->base + range->pin_base;
488
57b676f9
SW
489 ret = pinmux_request_gpio(pctldev, range, pin, gpio);
490
491 mutex_unlock(&pinctrl_mutex);
492 return ret;
befe5bdf
LW
493}
494EXPORT_SYMBOL_GPL(pinctrl_request_gpio);
495
496/**
497 * pinctrl_free_gpio() - free control on a single pin, currently used as GPIO
498 * @gpio: the GPIO pin number from the GPIO subsystem number space
499 *
500 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
501 * as part of their gpio_free() semantics, platforms and individual drivers
502 * shall *NOT* request GPIO pins to be muxed out.
503 */
504void pinctrl_free_gpio(unsigned gpio)
505{
506 struct pinctrl_dev *pctldev;
507 struct pinctrl_gpio_range *range;
508 int ret;
509 int pin;
510
57b676f9
SW
511 mutex_lock(&pinctrl_mutex);
512
befe5bdf 513 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
57b676f9
SW
514 if (ret) {
515 mutex_unlock(&pinctrl_mutex);
befe5bdf 516 return;
57b676f9 517 }
befe5bdf
LW
518
519 /* Convert to the pin controllers number space */
520 pin = gpio - range->base + range->pin_base;
521
57b676f9
SW
522 pinmux_free_gpio(pctldev, pin, range);
523
524 mutex_unlock(&pinctrl_mutex);
befe5bdf
LW
525}
526EXPORT_SYMBOL_GPL(pinctrl_free_gpio);
527
528static int pinctrl_gpio_direction(unsigned gpio, bool input)
529{
530 struct pinctrl_dev *pctldev;
531 struct pinctrl_gpio_range *range;
532 int ret;
533 int pin;
534
535 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
536 if (ret)
537 return ret;
538
539 /* Convert to the pin controllers number space */
540 pin = gpio - range->base + range->pin_base;
541
542 return pinmux_gpio_direction(pctldev, range, pin, input);
543}
544
545/**
546 * pinctrl_gpio_direction_input() - request a GPIO pin to go into input mode
547 * @gpio: the GPIO pin number from the GPIO subsystem number space
548 *
549 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
550 * as part of their gpio_direction_input() semantics, platforms and individual
551 * drivers shall *NOT* touch pin control GPIO calls.
552 */
553int pinctrl_gpio_direction_input(unsigned gpio)
554{
57b676f9
SW
555 int ret;
556 mutex_lock(&pinctrl_mutex);
557 ret = pinctrl_gpio_direction(gpio, true);
558 mutex_unlock(&pinctrl_mutex);
559 return ret;
befe5bdf
LW
560}
561EXPORT_SYMBOL_GPL(pinctrl_gpio_direction_input);
562
563/**
564 * pinctrl_gpio_direction_output() - request a GPIO pin to go into output mode
565 * @gpio: the GPIO pin number from the GPIO subsystem number space
566 *
567 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
568 * as part of their gpio_direction_output() semantics, platforms and individual
569 * drivers shall *NOT* touch pin control GPIO calls.
570 */
571int pinctrl_gpio_direction_output(unsigned gpio)
572{
57b676f9
SW
573 int ret;
574 mutex_lock(&pinctrl_mutex);
575 ret = pinctrl_gpio_direction(gpio, false);
576 mutex_unlock(&pinctrl_mutex);
577 return ret;
befe5bdf
LW
578}
579EXPORT_SYMBOL_GPL(pinctrl_gpio_direction_output);
580
6e5e959d
SW
581static struct pinctrl_state *find_state(struct pinctrl *p,
582 const char *name)
befe5bdf 583{
6e5e959d
SW
584 struct pinctrl_state *state;
585
586 list_for_each_entry(state, &p->states, node)
587 if (!strcmp(state->name, name))
588 return state;
589
590 return NULL;
591}
592
593static struct pinctrl_state *create_state(struct pinctrl *p,
594 const char *name)
595{
596 struct pinctrl_state *state;
597
598 state = kzalloc(sizeof(*state), GFP_KERNEL);
599 if (state == NULL) {
600 dev_err(p->dev,
601 "failed to alloc struct pinctrl_state\n");
602 return ERR_PTR(-ENOMEM);
603 }
604
605 state->name = name;
606 INIT_LIST_HEAD(&state->settings);
607
608 list_add_tail(&state->node, &p->states);
609
610 return state;
611}
612
613static int add_setting(struct pinctrl *p, struct pinctrl_map const *map)
614{
615 struct pinctrl_state *state;
7ecdb16f 616 struct pinctrl_setting *setting;
6e5e959d 617 int ret;
befe5bdf 618
6e5e959d
SW
619 state = find_state(p, map->name);
620 if (!state)
621 state = create_state(p, map->name);
622 if (IS_ERR(state))
623 return PTR_ERR(state);
befe5bdf 624
1e2082b5
SW
625 if (map->type == PIN_MAP_TYPE_DUMMY_STATE)
626 return 0;
627
6e5e959d
SW
628 setting = kzalloc(sizeof(*setting), GFP_KERNEL);
629 if (setting == NULL) {
630 dev_err(p->dev,
631 "failed to alloc struct pinctrl_setting\n");
632 return -ENOMEM;
633 }
befe5bdf 634
1e2082b5
SW
635 setting->type = map->type;
636
6e5e959d
SW
637 setting->pctldev = get_pinctrl_dev_from_devname(map->ctrl_dev_name);
638 if (setting->pctldev == NULL) {
6e5e959d 639 kfree(setting);
89216494
LW
640 /* Do not defer probing of hogs (circular loop) */
641 if (!strcmp(map->ctrl_dev_name, map->dev_name))
642 return -ENODEV;
c05127c4
LW
643 /*
644 * OK let us guess that the driver is not there yet, and
645 * let's defer obtaining this pinctrl handle to later...
646 */
89216494
LW
647 dev_info(p->dev, "unknown pinctrl device %s in map entry, deferring probe",
648 map->ctrl_dev_name);
c05127c4 649 return -EPROBE_DEFER;
6e5e959d
SW
650 }
651
1a78958d
LW
652 setting->dev_name = map->dev_name;
653
1e2082b5
SW
654 switch (map->type) {
655 case PIN_MAP_TYPE_MUX_GROUP:
656 ret = pinmux_map_to_setting(map, setting);
657 break;
658 case PIN_MAP_TYPE_CONFIGS_PIN:
659 case PIN_MAP_TYPE_CONFIGS_GROUP:
660 ret = pinconf_map_to_setting(map, setting);
661 break;
662 default:
663 ret = -EINVAL;
664 break;
665 }
6e5e959d
SW
666 if (ret < 0) {
667 kfree(setting);
668 return ret;
669 }
670
671 list_add_tail(&setting->node, &state->settings);
672
673 return 0;
674}
675
676static struct pinctrl *find_pinctrl(struct device *dev)
677{
678 struct pinctrl *p;
679
1e2082b5 680 list_for_each_entry(p, &pinctrl_list, node)
6e5e959d
SW
681 if (p->dev == dev)
682 return p;
683
684 return NULL;
685}
686
687static void pinctrl_put_locked(struct pinctrl *p, bool inlist);
688
689static struct pinctrl *create_pinctrl(struct device *dev)
690{
691 struct pinctrl *p;
692 const char *devname;
693 struct pinctrl_maps *maps_node;
694 int i;
695 struct pinctrl_map const *map;
696 int ret;
befe5bdf
LW
697
698 /*
699 * create the state cookie holder struct pinctrl for each
700 * mapping, this is what consumers will get when requesting
701 * a pin control handle with pinctrl_get()
702 */
02f5b989 703 p = kzalloc(sizeof(*p), GFP_KERNEL);
95dcd4ae
SW
704 if (p == NULL) {
705 dev_err(dev, "failed to alloc struct pinctrl\n");
befe5bdf 706 return ERR_PTR(-ENOMEM);
95dcd4ae 707 }
7ecdb16f 708 p->dev = dev;
6e5e959d 709 INIT_LIST_HEAD(&p->states);
57291ce2
SW
710 INIT_LIST_HEAD(&p->dt_maps);
711
712 ret = pinctrl_dt_to_map(p);
713 if (ret < 0) {
714 kfree(p);
715 return ERR_PTR(ret);
716 }
6e5e959d
SW
717
718 devname = dev_name(dev);
befe5bdf
LW
719
720 /* Iterate over the pin control maps to locate the right ones */
b2b3e66e 721 for_each_maps(maps_node, i, map) {
7ecdb16f
SW
722 /* Map must be for this device */
723 if (strcmp(map->dev_name, devname))
724 continue;
725
6e5e959d 726 ret = add_setting(p, map);
89216494
LW
727 /*
728 * At this point the adding of a setting may:
729 *
730 * - Defer, if the pinctrl device is not yet available
731 * - Fail, if the pinctrl device is not yet available,
732 * AND the setting is a hog. We cannot defer that, since
733 * the hog will kick in immediately after the device
734 * is registered.
735 *
736 * If the error returned was not -EPROBE_DEFER then we
737 * accumulate the errors to see if we end up with
738 * an -EPROBE_DEFER later, as that is the worst case.
739 */
740 if (ret == -EPROBE_DEFER) {
6e5e959d
SW
741 pinctrl_put_locked(p, false);
742 return ERR_PTR(ret);
7ecdb16f 743 }
befe5bdf 744 }
89216494
LW
745 if (ret < 0) {
746 /* If some other error than deferral occured, return here */
747 pinctrl_put_locked(p, false);
748 return ERR_PTR(ret);
749 }
befe5bdf 750
ab78029e
LW
751 kref_init(&p->users);
752
b0666ba4 753 /* Add the pinctrl handle to the global list */
8b9c139f 754 list_add_tail(&p->node, &pinctrl_list);
befe5bdf
LW
755
756 return p;
6e5e959d 757}
7ecdb16f 758
6e5e959d
SW
759static struct pinctrl *pinctrl_get_locked(struct device *dev)
760{
761 struct pinctrl *p;
7ecdb16f 762
6e5e959d
SW
763 if (WARN_ON(!dev))
764 return ERR_PTR(-EINVAL);
765
ab78029e
LW
766 /*
767 * See if somebody else (such as the device core) has already
768 * obtained a handle to the pinctrl for this device. In that case,
769 * return another pointer to it.
770 */
6e5e959d 771 p = find_pinctrl(dev);
ab78029e
LW
772 if (p != NULL) {
773 dev_dbg(dev, "obtain a copy of previously claimed pinctrl\n");
774 kref_get(&p->users);
775 return p;
776 }
7ecdb16f 777
d599bfb3 778 return create_pinctrl(dev);
befe5bdf 779}
b2b3e66e
SW
780
781/**
6e5e959d
SW
782 * pinctrl_get() - retrieves the pinctrl handle for a device
783 * @dev: the device to obtain the handle for
b2b3e66e 784 */
6e5e959d 785struct pinctrl *pinctrl_get(struct device *dev)
b2b3e66e
SW
786{
787 struct pinctrl *p;
788
57b676f9 789 mutex_lock(&pinctrl_mutex);
6e5e959d 790 p = pinctrl_get_locked(dev);
57b676f9 791 mutex_unlock(&pinctrl_mutex);
b2b3e66e
SW
792
793 return p;
794}
befe5bdf
LW
795EXPORT_SYMBOL_GPL(pinctrl_get);
796
d3cee830
RG
797static void pinctrl_free_setting(bool disable_setting,
798 struct pinctrl_setting *setting)
799{
800 switch (setting->type) {
801 case PIN_MAP_TYPE_MUX_GROUP:
802 if (disable_setting)
803 pinmux_disable_setting(setting);
804 pinmux_free_setting(setting);
805 break;
806 case PIN_MAP_TYPE_CONFIGS_PIN:
807 case PIN_MAP_TYPE_CONFIGS_GROUP:
808 pinconf_free_setting(setting);
809 break;
810 default:
811 break;
812 }
813}
814
6e5e959d 815static void pinctrl_put_locked(struct pinctrl *p, bool inlist)
befe5bdf 816{
6e5e959d
SW
817 struct pinctrl_state *state, *n1;
818 struct pinctrl_setting *setting, *n2;
819
820 list_for_each_entry_safe(state, n1, &p->states, node) {
821 list_for_each_entry_safe(setting, n2, &state->settings, node) {
d3cee830 822 pinctrl_free_setting(state == p->state, setting);
6e5e959d
SW
823 list_del(&setting->node);
824 kfree(setting);
825 }
826 list_del(&state->node);
827 kfree(state);
7ecdb16f 828 }
befe5bdf 829
57291ce2
SW
830 pinctrl_dt_free_maps(p);
831
6e5e959d
SW
832 if (inlist)
833 list_del(&p->node);
befe5bdf
LW
834 kfree(p);
835}
befe5bdf
LW
836
837/**
ab78029e
LW
838 * pinctrl_release() - release the pinctrl handle
839 * @kref: the kref in the pinctrl being released
840 */
2917e833 841static void pinctrl_release(struct kref *kref)
ab78029e
LW
842{
843 struct pinctrl *p = container_of(kref, struct pinctrl, users);
844
845 pinctrl_put_locked(p, true);
846}
847
848/**
849 * pinctrl_put() - decrease use count on a previously claimed pinctrl handle
6e5e959d 850 * @p: the pinctrl handle to release
befe5bdf 851 */
57b676f9
SW
852void pinctrl_put(struct pinctrl *p)
853{
854 mutex_lock(&pinctrl_mutex);
ab78029e 855 kref_put(&p->users, pinctrl_release);
57b676f9
SW
856 mutex_unlock(&pinctrl_mutex);
857}
858EXPORT_SYMBOL_GPL(pinctrl_put);
859
6e5e959d
SW
860static struct pinctrl_state *pinctrl_lookup_state_locked(struct pinctrl *p,
861 const char *name)
befe5bdf 862{
6e5e959d 863 struct pinctrl_state *state;
befe5bdf 864
6e5e959d 865 state = find_state(p, name);
5b3aa5f7
DA
866 if (!state) {
867 if (pinctrl_dummy_state) {
868 /* create dummy state */
869 dev_dbg(p->dev, "using pinctrl dummy state (%s)\n",
870 name);
871 state = create_state(p, name);
d599bfb3
RG
872 } else
873 state = ERR_PTR(-ENODEV);
5b3aa5f7 874 }
57b676f9 875
6e5e959d 876 return state;
befe5bdf 877}
befe5bdf
LW
878
879/**
6e5e959d
SW
880 * pinctrl_lookup_state() - retrieves a state handle from a pinctrl handle
881 * @p: the pinctrl handle to retrieve the state from
882 * @name: the state name to retrieve
befe5bdf 883 */
6e5e959d 884struct pinctrl_state *pinctrl_lookup_state(struct pinctrl *p, const char *name)
57b676f9 885{
6e5e959d
SW
886 struct pinctrl_state *s;
887
57b676f9 888 mutex_lock(&pinctrl_mutex);
6e5e959d 889 s = pinctrl_lookup_state_locked(p, name);
57b676f9 890 mutex_unlock(&pinctrl_mutex);
6e5e959d
SW
891
892 return s;
57b676f9 893}
6e5e959d 894EXPORT_SYMBOL_GPL(pinctrl_lookup_state);
57b676f9 895
6e5e959d
SW
896static int pinctrl_select_state_locked(struct pinctrl *p,
897 struct pinctrl_state *state)
befe5bdf 898{
6e5e959d 899 struct pinctrl_setting *setting, *setting2;
50cf7c8a 900 struct pinctrl_state *old_state = p->state;
6e5e959d 901 int ret;
7ecdb16f 902
6e5e959d
SW
903 if (p->state == state)
904 return 0;
befe5bdf 905
6e5e959d
SW
906 if (p->state) {
907 /*
908 * The set of groups with a mux configuration in the old state
909 * may not be identical to the set of groups with a mux setting
910 * in the new state. While this might be unusual, it's entirely
911 * possible for the "user"-supplied mapping table to be written
912 * that way. For each group that was configured in the old state
913 * but not in the new state, this code puts that group into a
914 * safe/disabled state.
915 */
916 list_for_each_entry(setting, &p->state->settings, node) {
917 bool found = false;
1e2082b5
SW
918 if (setting->type != PIN_MAP_TYPE_MUX_GROUP)
919 continue;
6e5e959d 920 list_for_each_entry(setting2, &state->settings, node) {
1e2082b5
SW
921 if (setting2->type != PIN_MAP_TYPE_MUX_GROUP)
922 continue;
923 if (setting2->data.mux.group ==
924 setting->data.mux.group) {
6e5e959d
SW
925 found = true;
926 break;
927 }
928 }
929 if (!found)
930 pinmux_disable_setting(setting);
931 }
932 }
933
3102a76c 934 p->state = NULL;
6e5e959d
SW
935
936 /* Apply all the settings for the new state */
937 list_for_each_entry(setting, &state->settings, node) {
1e2082b5
SW
938 switch (setting->type) {
939 case PIN_MAP_TYPE_MUX_GROUP:
940 ret = pinmux_enable_setting(setting);
941 break;
942 case PIN_MAP_TYPE_CONFIGS_PIN:
943 case PIN_MAP_TYPE_CONFIGS_GROUP:
944 ret = pinconf_apply_setting(setting);
945 break;
946 default:
947 ret = -EINVAL;
948 break;
949 }
3102a76c 950
6e5e959d 951 if (ret < 0) {
3102a76c 952 goto unapply_new_state;
6e5e959d 953 }
befe5bdf 954 }
6e5e959d 955
3102a76c
RG
956 p->state = state;
957
6e5e959d 958 return 0;
3102a76c
RG
959
960unapply_new_state:
961 pr_info("Error applying setting, reverse things back\n");
962
963 /*
964 * If the loop stopped on the 1st entry, nothing has been enabled,
965 * so jump directly to the 2nd phase
966 */
967 if (list_entry(&setting->node, typeof(*setting), node) ==
968 list_first_entry(&state->settings, typeof(*setting), node))
969 goto reapply_old_state;
970
971 list_for_each_entry(setting2, &state->settings, node) {
972 if (&setting2->node == &setting->node)
973 break;
974 pinctrl_free_setting(true, setting2);
975 }
976reapply_old_state:
50cf7c8a
RG
977 if (old_state) {
978 list_for_each_entry(setting, &old_state->settings, node) {
979 bool found = false;
980 if (setting->type != PIN_MAP_TYPE_MUX_GROUP)
981 continue;
982 list_for_each_entry(setting2, &state->settings, node) {
983 if (setting2->type != PIN_MAP_TYPE_MUX_GROUP)
984 continue;
985 if (setting2->data.mux.group ==
986 setting->data.mux.group) {
987 found = true;
988 break;
989 }
990 }
991 if (!found)
992 pinmux_enable_setting(setting);
993 }
994 }
3102a76c 995 return ret;
57b676f9
SW
996}
997
998/**
6e5e959d
SW
999 * pinctrl_select() - select/activate/program a pinctrl state to HW
1000 * @p: the pinctrl handle for the device that requests configuratio
1001 * @state: the state handle to select/activate/program
57b676f9 1002 */
6e5e959d 1003int pinctrl_select_state(struct pinctrl *p, struct pinctrl_state *state)
57b676f9 1004{
6e5e959d
SW
1005 int ret;
1006
57b676f9 1007 mutex_lock(&pinctrl_mutex);
6e5e959d 1008 ret = pinctrl_select_state_locked(p, state);
57b676f9 1009 mutex_unlock(&pinctrl_mutex);
6e5e959d
SW
1010
1011 return ret;
befe5bdf 1012}
6e5e959d 1013EXPORT_SYMBOL_GPL(pinctrl_select_state);
befe5bdf 1014
6d4ca1fb
SW
1015static void devm_pinctrl_release(struct device *dev, void *res)
1016{
1017 pinctrl_put(*(struct pinctrl **)res);
1018}
1019
1020/**
1021 * struct devm_pinctrl_get() - Resource managed pinctrl_get()
1022 * @dev: the device to obtain the handle for
1023 *
1024 * If there is a need to explicitly destroy the returned struct pinctrl,
1025 * devm_pinctrl_put() should be used, rather than plain pinctrl_put().
1026 */
1027struct pinctrl *devm_pinctrl_get(struct device *dev)
1028{
1029 struct pinctrl **ptr, *p;
1030
1031 ptr = devres_alloc(devm_pinctrl_release, sizeof(*ptr), GFP_KERNEL);
1032 if (!ptr)
1033 return ERR_PTR(-ENOMEM);
1034
1035 p = pinctrl_get(dev);
1036 if (!IS_ERR(p)) {
1037 *ptr = p;
1038 devres_add(dev, ptr);
1039 } else {
1040 devres_free(ptr);
1041 }
1042
1043 return p;
1044}
1045EXPORT_SYMBOL_GPL(devm_pinctrl_get);
1046
1047static int devm_pinctrl_match(struct device *dev, void *res, void *data)
1048{
1049 struct pinctrl **p = res;
1050
1051 return *p == data;
1052}
1053
1054/**
1055 * devm_pinctrl_put() - Resource managed pinctrl_put()
1056 * @p: the pinctrl handle to release
1057 *
1058 * Deallocate a struct pinctrl obtained via devm_pinctrl_get(). Normally
1059 * this function will not need to be called and the resource management
1060 * code will ensure that the resource is freed.
1061 */
1062void devm_pinctrl_put(struct pinctrl *p)
1063{
a72149e8 1064 WARN_ON(devres_release(p->dev, devm_pinctrl_release,
6d4ca1fb 1065 devm_pinctrl_match, p));
6d4ca1fb
SW
1066}
1067EXPORT_SYMBOL_GPL(devm_pinctrl_put);
1068
57291ce2
SW
1069int pinctrl_register_map(struct pinctrl_map const *maps, unsigned num_maps,
1070 bool dup, bool locked)
befe5bdf 1071{
1e2082b5 1072 int i, ret;
b2b3e66e 1073 struct pinctrl_maps *maps_node;
befe5bdf
LW
1074
1075 pr_debug("add %d pinmux maps\n", num_maps);
1076
1077 /* First sanity check the new mapping */
1078 for (i = 0; i < num_maps; i++) {
1e2082b5
SW
1079 if (!maps[i].dev_name) {
1080 pr_err("failed to register map %s (%d): no device given\n",
1081 maps[i].name, i);
1082 return -EINVAL;
1083 }
1084
befe5bdf
LW
1085 if (!maps[i].name) {
1086 pr_err("failed to register map %d: no map name given\n",
95dcd4ae 1087 i);
befe5bdf
LW
1088 return -EINVAL;
1089 }
1090
1e2082b5
SW
1091 if (maps[i].type != PIN_MAP_TYPE_DUMMY_STATE &&
1092 !maps[i].ctrl_dev_name) {
befe5bdf
LW
1093 pr_err("failed to register map %s (%d): no pin control device given\n",
1094 maps[i].name, i);
1095 return -EINVAL;
1096 }
1097
1e2082b5
SW
1098 switch (maps[i].type) {
1099 case PIN_MAP_TYPE_DUMMY_STATE:
1100 break;
1101 case PIN_MAP_TYPE_MUX_GROUP:
1102 ret = pinmux_validate_map(&maps[i], i);
1103 if (ret < 0)
fde04f41 1104 return ret;
1e2082b5
SW
1105 break;
1106 case PIN_MAP_TYPE_CONFIGS_PIN:
1107 case PIN_MAP_TYPE_CONFIGS_GROUP:
1108 ret = pinconf_validate_map(&maps[i], i);
1109 if (ret < 0)
fde04f41 1110 return ret;
1e2082b5
SW
1111 break;
1112 default:
1113 pr_err("failed to register map %s (%d): invalid type given\n",
95dcd4ae 1114 maps[i].name, i);
1681f5ae
SW
1115 return -EINVAL;
1116 }
befe5bdf
LW
1117 }
1118
b2b3e66e
SW
1119 maps_node = kzalloc(sizeof(*maps_node), GFP_KERNEL);
1120 if (!maps_node) {
1121 pr_err("failed to alloc struct pinctrl_maps\n");
1122 return -ENOMEM;
1123 }
befe5bdf 1124
b2b3e66e 1125 maps_node->num_maps = num_maps;
57291ce2
SW
1126 if (dup) {
1127 maps_node->maps = kmemdup(maps, sizeof(*maps) * num_maps,
1128 GFP_KERNEL);
1129 if (!maps_node->maps) {
1130 pr_err("failed to duplicate mapping table\n");
1131 kfree(maps_node);
1132 return -ENOMEM;
1133 }
1134 } else {
1135 maps_node->maps = maps;
befe5bdf
LW
1136 }
1137
57291ce2
SW
1138 if (!locked)
1139 mutex_lock(&pinctrl_mutex);
b2b3e66e 1140 list_add_tail(&maps_node->node, &pinctrl_maps);
57291ce2
SW
1141 if (!locked)
1142 mutex_unlock(&pinctrl_mutex);
b2b3e66e 1143
befe5bdf
LW
1144 return 0;
1145}
1146
57291ce2
SW
1147/**
1148 * pinctrl_register_mappings() - register a set of pin controller mappings
1149 * @maps: the pincontrol mappings table to register. This should probably be
1150 * marked with __initdata so it can be discarded after boot. This
1151 * function will perform a shallow copy for the mapping entries.
1152 * @num_maps: the number of maps in the mapping table
1153 */
1154int pinctrl_register_mappings(struct pinctrl_map const *maps,
1155 unsigned num_maps)
1156{
1157 return pinctrl_register_map(maps, num_maps, true, false);
1158}
1159
1160void pinctrl_unregister_map(struct pinctrl_map const *map)
1161{
1162 struct pinctrl_maps *maps_node;
1163
1164 list_for_each_entry(maps_node, &pinctrl_maps, node) {
1165 if (maps_node->maps == map) {
1166 list_del(&maps_node->node);
1167 return;
1168 }
1169 }
1170}
1171
840a47ba
JD
1172/**
1173 * pinctrl_force_sleep() - turn a given controller device into sleep state
1174 * @pctldev: pin controller device
1175 */
1176int pinctrl_force_sleep(struct pinctrl_dev *pctldev)
1177{
1178 if (!IS_ERR(pctldev->p) && !IS_ERR(pctldev->hog_sleep))
1179 return pinctrl_select_state(pctldev->p, pctldev->hog_sleep);
1180 return 0;
1181}
1182EXPORT_SYMBOL_GPL(pinctrl_force_sleep);
1183
1184/**
1185 * pinctrl_force_default() - turn a given controller device into default state
1186 * @pctldev: pin controller device
1187 */
1188int pinctrl_force_default(struct pinctrl_dev *pctldev)
1189{
1190 if (!IS_ERR(pctldev->p) && !IS_ERR(pctldev->hog_default))
1191 return pinctrl_select_state(pctldev->p, pctldev->hog_default);
1192 return 0;
1193}
1194EXPORT_SYMBOL_GPL(pinctrl_force_default);
1195
2744e8af
LW
1196#ifdef CONFIG_DEBUG_FS
1197
1198static int pinctrl_pins_show(struct seq_file *s, void *what)
1199{
1200 struct pinctrl_dev *pctldev = s->private;
1201 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
706e8520 1202 unsigned i, pin;
2744e8af
LW
1203
1204 seq_printf(s, "registered pins: %d\n", pctldev->desc->npins);
2744e8af 1205
57b676f9
SW
1206 mutex_lock(&pinctrl_mutex);
1207
706e8520
CP
1208 /* The pin number can be retrived from the pin controller descriptor */
1209 for (i = 0; i < pctldev->desc->npins; i++) {
2744e8af
LW
1210 struct pin_desc *desc;
1211
706e8520 1212 pin = pctldev->desc->pins[i].number;
2744e8af
LW
1213 desc = pin_desc_get(pctldev, pin);
1214 /* Pin space may be sparse */
1215 if (desc == NULL)
1216 continue;
1217
1218 seq_printf(s, "pin %d (%s) ", pin,
1219 desc->name ? desc->name : "unnamed");
1220
1221 /* Driver-specific info per pin */
1222 if (ops->pin_dbg_show)
1223 ops->pin_dbg_show(pctldev, s, pin);
1224
1225 seq_puts(s, "\n");
1226 }
1227
57b676f9
SW
1228 mutex_unlock(&pinctrl_mutex);
1229
2744e8af
LW
1230 return 0;
1231}
1232
1233static int pinctrl_groups_show(struct seq_file *s, void *what)
1234{
1235 struct pinctrl_dev *pctldev = s->private;
1236 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
d1e90e9e 1237 unsigned ngroups, selector = 0;
2744e8af 1238
d1e90e9e 1239 ngroups = ops->get_groups_count(pctldev);
57b676f9
SW
1240 mutex_lock(&pinctrl_mutex);
1241
2744e8af 1242 seq_puts(s, "registered pin groups:\n");
d1e90e9e 1243 while (selector < ngroups) {
a5818a8b 1244 const unsigned *pins;
2744e8af
LW
1245 unsigned num_pins;
1246 const char *gname = ops->get_group_name(pctldev, selector);
dcb5dbc3 1247 const char *pname;
2744e8af
LW
1248 int ret;
1249 int i;
1250
1251 ret = ops->get_group_pins(pctldev, selector,
1252 &pins, &num_pins);
1253 if (ret)
1254 seq_printf(s, "%s [ERROR GETTING PINS]\n",
1255 gname);
1256 else {
dcb5dbc3
DA
1257 seq_printf(s, "group: %s\n", gname);
1258 for (i = 0; i < num_pins; i++) {
1259 pname = pin_get_name(pctldev, pins[i]);
b4dd784b
WY
1260 if (WARN_ON(!pname)) {
1261 mutex_unlock(&pinctrl_mutex);
dcb5dbc3 1262 return -EINVAL;
b4dd784b 1263 }
dcb5dbc3
DA
1264 seq_printf(s, "pin %d (%s)\n", pins[i], pname);
1265 }
1266 seq_puts(s, "\n");
2744e8af
LW
1267 }
1268 selector++;
1269 }
1270
57b676f9 1271 mutex_unlock(&pinctrl_mutex);
2744e8af
LW
1272
1273 return 0;
1274}
1275
1276static int pinctrl_gpioranges_show(struct seq_file *s, void *what)
1277{
1278 struct pinctrl_dev *pctldev = s->private;
1279 struct pinctrl_gpio_range *range = NULL;
1280
1281 seq_puts(s, "GPIO ranges handled:\n");
1282
57b676f9
SW
1283 mutex_lock(&pinctrl_mutex);
1284
2744e8af 1285 /* Loop over the ranges */
2744e8af 1286 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
75d6642a
LW
1287 seq_printf(s, "%u: %s GPIOS [%u - %u] PINS [%u - %u]\n",
1288 range->id, range->name,
1289 range->base, (range->base + range->npins - 1),
1290 range->pin_base,
1291 (range->pin_base + range->npins - 1));
2744e8af 1292 }
57b676f9
SW
1293
1294 mutex_unlock(&pinctrl_mutex);
2744e8af
LW
1295
1296 return 0;
1297}
1298
1299static int pinctrl_devices_show(struct seq_file *s, void *what)
1300{
1301 struct pinctrl_dev *pctldev;
1302
ae6b4d85 1303 seq_puts(s, "name [pinmux] [pinconf]\n");
57b676f9
SW
1304
1305 mutex_lock(&pinctrl_mutex);
1306
2744e8af
LW
1307 list_for_each_entry(pctldev, &pinctrldev_list, node) {
1308 seq_printf(s, "%s ", pctldev->desc->name);
1309 if (pctldev->desc->pmxops)
ae6b4d85
LW
1310 seq_puts(s, "yes ");
1311 else
1312 seq_puts(s, "no ");
1313 if (pctldev->desc->confops)
2744e8af
LW
1314 seq_puts(s, "yes");
1315 else
1316 seq_puts(s, "no");
1317 seq_puts(s, "\n");
1318 }
57b676f9
SW
1319
1320 mutex_unlock(&pinctrl_mutex);
2744e8af
LW
1321
1322 return 0;
1323}
1324
1e2082b5
SW
1325static inline const char *map_type(enum pinctrl_map_type type)
1326{
1327 static const char * const names[] = {
1328 "INVALID",
1329 "DUMMY_STATE",
1330 "MUX_GROUP",
1331 "CONFIGS_PIN",
1332 "CONFIGS_GROUP",
1333 };
1334
1335 if (type >= ARRAY_SIZE(names))
1336 return "UNKNOWN";
1337
1338 return names[type];
1339}
1340
3eedb437
SW
1341static int pinctrl_maps_show(struct seq_file *s, void *what)
1342{
1343 struct pinctrl_maps *maps_node;
1344 int i;
1345 struct pinctrl_map const *map;
1346
1347 seq_puts(s, "Pinctrl maps:\n");
1348
57b676f9
SW
1349 mutex_lock(&pinctrl_mutex);
1350
3eedb437 1351 for_each_maps(maps_node, i, map) {
1e2082b5
SW
1352 seq_printf(s, "device %s\nstate %s\ntype %s (%d)\n",
1353 map->dev_name, map->name, map_type(map->type),
1354 map->type);
1355
1356 if (map->type != PIN_MAP_TYPE_DUMMY_STATE)
1357 seq_printf(s, "controlling device %s\n",
1358 map->ctrl_dev_name);
1359
1360 switch (map->type) {
1361 case PIN_MAP_TYPE_MUX_GROUP:
1362 pinmux_show_map(s, map);
1363 break;
1364 case PIN_MAP_TYPE_CONFIGS_PIN:
1365 case PIN_MAP_TYPE_CONFIGS_GROUP:
1366 pinconf_show_map(s, map);
1367 break;
1368 default:
1369 break;
1370 }
1371
1372 seq_printf(s, "\n");
3eedb437 1373 }
57b676f9
SW
1374
1375 mutex_unlock(&pinctrl_mutex);
3eedb437
SW
1376
1377 return 0;
1378}
1379
befe5bdf
LW
1380static int pinctrl_show(struct seq_file *s, void *what)
1381{
1382 struct pinctrl *p;
6e5e959d 1383 struct pinctrl_state *state;
7ecdb16f 1384 struct pinctrl_setting *setting;
befe5bdf
LW
1385
1386 seq_puts(s, "Requested pin control handlers their pinmux maps:\n");
57b676f9
SW
1387
1388 mutex_lock(&pinctrl_mutex);
1389
befe5bdf 1390 list_for_each_entry(p, &pinctrl_list, node) {
6e5e959d
SW
1391 seq_printf(s, "device: %s current state: %s\n",
1392 dev_name(p->dev),
1393 p->state ? p->state->name : "none");
1394
1395 list_for_each_entry(state, &p->states, node) {
1396 seq_printf(s, " state: %s\n", state->name);
befe5bdf 1397
6e5e959d 1398 list_for_each_entry(setting, &state->settings, node) {
1e2082b5
SW
1399 struct pinctrl_dev *pctldev = setting->pctldev;
1400
1401 seq_printf(s, " type: %s controller %s ",
1402 map_type(setting->type),
1403 pinctrl_dev_get_name(pctldev));
1404
1405 switch (setting->type) {
1406 case PIN_MAP_TYPE_MUX_GROUP:
1407 pinmux_show_setting(s, setting);
1408 break;
1409 case PIN_MAP_TYPE_CONFIGS_PIN:
1410 case PIN_MAP_TYPE_CONFIGS_GROUP:
1411 pinconf_show_setting(s, setting);
1412 break;
1413 default:
1414 break;
1415 }
6e5e959d 1416 }
befe5bdf 1417 }
befe5bdf
LW
1418 }
1419
57b676f9
SW
1420 mutex_unlock(&pinctrl_mutex);
1421
befe5bdf
LW
1422 return 0;
1423}
1424
2744e8af
LW
1425static int pinctrl_pins_open(struct inode *inode, struct file *file)
1426{
1427 return single_open(file, pinctrl_pins_show, inode->i_private);
1428}
1429
1430static int pinctrl_groups_open(struct inode *inode, struct file *file)
1431{
1432 return single_open(file, pinctrl_groups_show, inode->i_private);
1433}
1434
1435static int pinctrl_gpioranges_open(struct inode *inode, struct file *file)
1436{
1437 return single_open(file, pinctrl_gpioranges_show, inode->i_private);
1438}
1439
1440static int pinctrl_devices_open(struct inode *inode, struct file *file)
1441{
1442 return single_open(file, pinctrl_devices_show, NULL);
1443}
1444
3eedb437
SW
1445static int pinctrl_maps_open(struct inode *inode, struct file *file)
1446{
1447 return single_open(file, pinctrl_maps_show, NULL);
1448}
1449
befe5bdf
LW
1450static int pinctrl_open(struct inode *inode, struct file *file)
1451{
1452 return single_open(file, pinctrl_show, NULL);
1453}
1454
2744e8af
LW
1455static const struct file_operations pinctrl_pins_ops = {
1456 .open = pinctrl_pins_open,
1457 .read = seq_read,
1458 .llseek = seq_lseek,
1459 .release = single_release,
1460};
1461
1462static const struct file_operations pinctrl_groups_ops = {
1463 .open = pinctrl_groups_open,
1464 .read = seq_read,
1465 .llseek = seq_lseek,
1466 .release = single_release,
1467};
1468
1469static const struct file_operations pinctrl_gpioranges_ops = {
1470 .open = pinctrl_gpioranges_open,
1471 .read = seq_read,
1472 .llseek = seq_lseek,
1473 .release = single_release,
1474};
1475
3eedb437
SW
1476static const struct file_operations pinctrl_devices_ops = {
1477 .open = pinctrl_devices_open,
befe5bdf
LW
1478 .read = seq_read,
1479 .llseek = seq_lseek,
1480 .release = single_release,
1481};
1482
3eedb437
SW
1483static const struct file_operations pinctrl_maps_ops = {
1484 .open = pinctrl_maps_open,
2744e8af
LW
1485 .read = seq_read,
1486 .llseek = seq_lseek,
1487 .release = single_release,
1488};
1489
befe5bdf
LW
1490static const struct file_operations pinctrl_ops = {
1491 .open = pinctrl_open,
1492 .read = seq_read,
1493 .llseek = seq_lseek,
1494 .release = single_release,
1495};
1496
2744e8af
LW
1497static struct dentry *debugfs_root;
1498
1499static void pinctrl_init_device_debugfs(struct pinctrl_dev *pctldev)
1500{
02157160 1501 struct dentry *device_root;
2744e8af 1502
51cd24ee 1503 device_root = debugfs_create_dir(dev_name(pctldev->dev),
2744e8af 1504 debugfs_root);
02157160
TL
1505 pctldev->device_root = device_root;
1506
2744e8af
LW
1507 if (IS_ERR(device_root) || !device_root) {
1508 pr_warn("failed to create debugfs directory for %s\n",
51cd24ee 1509 dev_name(pctldev->dev));
2744e8af
LW
1510 return;
1511 }
1512 debugfs_create_file("pins", S_IFREG | S_IRUGO,
1513 device_root, pctldev, &pinctrl_pins_ops);
1514 debugfs_create_file("pingroups", S_IFREG | S_IRUGO,
1515 device_root, pctldev, &pinctrl_groups_ops);
1516 debugfs_create_file("gpio-ranges", S_IFREG | S_IRUGO,
1517 device_root, pctldev, &pinctrl_gpioranges_ops);
1518 pinmux_init_device_debugfs(device_root, pctldev);
ae6b4d85 1519 pinconf_init_device_debugfs(device_root, pctldev);
2744e8af
LW
1520}
1521
02157160
TL
1522static void pinctrl_remove_device_debugfs(struct pinctrl_dev *pctldev)
1523{
1524 debugfs_remove_recursive(pctldev->device_root);
1525}
1526
2744e8af
LW
1527static void pinctrl_init_debugfs(void)
1528{
1529 debugfs_root = debugfs_create_dir("pinctrl", NULL);
1530 if (IS_ERR(debugfs_root) || !debugfs_root) {
1531 pr_warn("failed to create debugfs directory\n");
1532 debugfs_root = NULL;
1533 return;
1534 }
1535
1536 debugfs_create_file("pinctrl-devices", S_IFREG | S_IRUGO,
1537 debugfs_root, NULL, &pinctrl_devices_ops);
3eedb437
SW
1538 debugfs_create_file("pinctrl-maps", S_IFREG | S_IRUGO,
1539 debugfs_root, NULL, &pinctrl_maps_ops);
befe5bdf
LW
1540 debugfs_create_file("pinctrl-handles", S_IFREG | S_IRUGO,
1541 debugfs_root, NULL, &pinctrl_ops);
2744e8af
LW
1542}
1543
1544#else /* CONFIG_DEBUG_FS */
1545
1546static void pinctrl_init_device_debugfs(struct pinctrl_dev *pctldev)
1547{
1548}
1549
1550static void pinctrl_init_debugfs(void)
1551{
1552}
1553
02157160
TL
1554static void pinctrl_remove_device_debugfs(struct pinctrl_dev *pctldev)
1555{
1556}
1557
2744e8af
LW
1558#endif
1559
d26bc49f
SW
1560static int pinctrl_check_ops(struct pinctrl_dev *pctldev)
1561{
1562 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
1563
1564 if (!ops ||
d1e90e9e 1565 !ops->get_groups_count ||
d26bc49f
SW
1566 !ops->get_group_name ||
1567 !ops->get_group_pins)
1568 return -EINVAL;
1569
57291ce2
SW
1570 if (ops->dt_node_to_map && !ops->dt_free_map)
1571 return -EINVAL;
1572
d26bc49f
SW
1573 return 0;
1574}
1575
2744e8af
LW
1576/**
1577 * pinctrl_register() - register a pin controller device
1578 * @pctldesc: descriptor for this pin controller
1579 * @dev: parent device for this pin controller
1580 * @driver_data: private pin controller data for this pin controller
1581 */
1582struct pinctrl_dev *pinctrl_register(struct pinctrl_desc *pctldesc,
1583 struct device *dev, void *driver_data)
1584{
2744e8af
LW
1585 struct pinctrl_dev *pctldev;
1586 int ret;
1587
da9aecb0 1588 if (!pctldesc)
2744e8af 1589 return NULL;
da9aecb0 1590 if (!pctldesc->name)
2744e8af
LW
1591 return NULL;
1592
02f5b989 1593 pctldev = kzalloc(sizeof(*pctldev), GFP_KERNEL);
95dcd4ae
SW
1594 if (pctldev == NULL) {
1595 dev_err(dev, "failed to alloc struct pinctrl_dev\n");
b9130b77 1596 return NULL;
95dcd4ae 1597 }
b9130b77
TL
1598
1599 /* Initialize pin control device struct */
1600 pctldev->owner = pctldesc->owner;
1601 pctldev->desc = pctldesc;
1602 pctldev->driver_data = driver_data;
1603 INIT_RADIX_TREE(&pctldev->pin_desc_tree, GFP_KERNEL);
b9130b77 1604 INIT_LIST_HEAD(&pctldev->gpio_ranges);
b9130b77
TL
1605 pctldev->dev = dev;
1606
d26bc49f 1607 /* check core ops for sanity */
da9aecb0 1608 if (pinctrl_check_ops(pctldev)) {
ad6e1107 1609 dev_err(dev, "pinctrl ops lacks necessary functions\n");
d26bc49f
SW
1610 goto out_err;
1611 }
1612
2744e8af
LW
1613 /* If we're implementing pinmuxing, check the ops for sanity */
1614 if (pctldesc->pmxops) {
da9aecb0 1615 if (pinmux_check_ops(pctldev))
b9130b77 1616 goto out_err;
2744e8af
LW
1617 }
1618
ae6b4d85
LW
1619 /* If we're implementing pinconfig, check the ops for sanity */
1620 if (pctldesc->confops) {
da9aecb0 1621 if (pinconf_check_ops(pctldev))
b9130b77 1622 goto out_err;
ae6b4d85
LW
1623 }
1624
2744e8af 1625 /* Register all the pins */
ad6e1107 1626 dev_dbg(dev, "try to register %d pins ...\n", pctldesc->npins);
2744e8af
LW
1627 ret = pinctrl_register_pins(pctldev, pctldesc->pins, pctldesc->npins);
1628 if (ret) {
ad6e1107 1629 dev_err(dev, "error during pin registration\n");
2744e8af
LW
1630 pinctrl_free_pindescs(pctldev, pctldesc->pins,
1631 pctldesc->npins);
51cd24ee 1632 goto out_err;
2744e8af
LW
1633 }
1634
57b676f9
SW
1635 mutex_lock(&pinctrl_mutex);
1636
8b9c139f 1637 list_add_tail(&pctldev->node, &pinctrldev_list);
57b676f9 1638
6e5e959d
SW
1639 pctldev->p = pinctrl_get_locked(pctldev->dev);
1640 if (!IS_ERR(pctldev->p)) {
840a47ba 1641 pctldev->hog_default =
6e5e959d
SW
1642 pinctrl_lookup_state_locked(pctldev->p,
1643 PINCTRL_STATE_DEFAULT);
840a47ba 1644 if (IS_ERR(pctldev->hog_default)) {
ad6e1107
JC
1645 dev_dbg(dev, "failed to lookup the default state\n");
1646 } else {
840a47ba
JD
1647 if (pinctrl_select_state_locked(pctldev->p,
1648 pctldev->hog_default))
ad6e1107
JC
1649 dev_err(dev,
1650 "failed to select default state\n");
ad6e1107 1651 }
840a47ba
JD
1652
1653 pctldev->hog_sleep =
1654 pinctrl_lookup_state_locked(pctldev->p,
1655 PINCTRL_STATE_SLEEP);
1656 if (IS_ERR(pctldev->hog_sleep))
1657 dev_dbg(dev, "failed to lookup the sleep state\n");
6e5e959d 1658 }
57b676f9
SW
1659
1660 mutex_unlock(&pinctrl_mutex);
1661
2304b473
SW
1662 pinctrl_init_device_debugfs(pctldev);
1663
2744e8af
LW
1664 return pctldev;
1665
51cd24ee
SW
1666out_err:
1667 kfree(pctldev);
2744e8af
LW
1668 return NULL;
1669}
1670EXPORT_SYMBOL_GPL(pinctrl_register);
1671
1672/**
1673 * pinctrl_unregister() - unregister pinmux
1674 * @pctldev: pin controller to unregister
1675 *
1676 * Called by pinmux drivers to unregister a pinmux.
1677 */
1678void pinctrl_unregister(struct pinctrl_dev *pctldev)
1679{
5d589b09 1680 struct pinctrl_gpio_range *range, *n;
2744e8af
LW
1681 if (pctldev == NULL)
1682 return;
1683
02157160 1684 pinctrl_remove_device_debugfs(pctldev);
57b676f9
SW
1685
1686 mutex_lock(&pinctrl_mutex);
1687
6e5e959d
SW
1688 if (!IS_ERR(pctldev->p))
1689 pinctrl_put_locked(pctldev->p, true);
57b676f9 1690
2744e8af 1691 /* TODO: check that no pinmuxes are still active? */
2744e8af 1692 list_del(&pctldev->node);
2744e8af
LW
1693 /* Destroy descriptor tree */
1694 pinctrl_free_pindescs(pctldev, pctldev->desc->pins,
1695 pctldev->desc->npins);
5d589b09
DA
1696 /* remove gpio ranges map */
1697 list_for_each_entry_safe(range, n, &pctldev->gpio_ranges, node)
1698 list_del(&range->node);
1699
51cd24ee 1700 kfree(pctldev);
57b676f9
SW
1701
1702 mutex_unlock(&pinctrl_mutex);
2744e8af
LW
1703}
1704EXPORT_SYMBOL_GPL(pinctrl_unregister);
1705
1706static int __init pinctrl_init(void)
1707{
1708 pr_info("initialized pinctrl subsystem\n");
1709 pinctrl_init_debugfs();
1710 return 0;
1711}
1712
1713/* init early since many drivers really need to initialized pinmux early */
1714core_initcall(pinctrl_init);