projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] x86-64: Modpost whitelist reference to more symbols (pattern 3)
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / pci / quirks.c
CommitLineData
1da177e4
LT		 1/*
2 * This file contains work-arounds for many known PCI hardware
3 * bugs. Devices present only on certain architectures (host
4 * bridges et cetera) should be handled in arch-specific code.
5 *
6 * Note: any quirks for hotpluggable devices must _NOT_ be declared __init.
7 *
8 * Copyright (c) 1999 Martin Mares <mj@ucw.cz>
9 *
7586269c
DB		 10 * Init/reset quirks for USB host controllers should be in the
11 * USB quirks file, where their drivers can access reuse it.
12 *
1da177e4
LT		 13 * The bridge optimization stuff has been removed. If you really
14 * have a silly BIOS which is unable to set your host bridge right,
15 * use the PowerTweak utility (see http://powertweak.sourceforge.net).
16 */
17
1da177e4
LT		 18#include <linux/types.h>
19#include <linux/kernel.h>
20#include <linux/pci.h>
21#include <linux/init.h>
22#include <linux/delay.h>
25be5e6c 23#include <linux/acpi.h>
bc56b9e0 24#include "pci.h"
1da177e4 25
bd8481e1
DT		 26/* The Mellanox Tavor device gives false positive parity errors
27 * Mark this device with a broken_parity_status, to allow
28 * PCI scanning code to "skip" this now blacklisted device.
29 */
30static void __devinit quirk_mellanox_tavor(struct pci_dev *dev)
31{
32 dev->broken_parity_status = 1; /* This device gives false positives */
33}
34DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_MELLANOX,PCI_DEVICE_ID_MELLANOX_TAVOR,quirk_mellanox_tavor);
35DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_MELLANOX,PCI_DEVICE_ID_MELLANOX_TAVOR_BRIDGE,quirk_mellanox_tavor);
36
1da177e4
LT		 37/* Deal with broken BIOS'es that neglect to enable passive release,
38 which can cause problems in combination with the 82441FX/PPro MTRRs */
1597cacb 39static void quirk_passive_release(struct pci_dev *dev)
1da177e4
LT		 40{
41 struct pci_dev *d = NULL;
42 unsigned char dlc;
43
44 /* We have to make sure a particular bit is set in the PIIX3
45 ISA bridge, so we have to go out and find it. */
46 while ((d = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371SB_0, d))) {
47 pci_read_config_byte(d, 0x82, &dlc);
48 if (!(dlc & 1<<1)) {
49 printk(KERN_ERR "PCI: PIIX3: Enabling Passive Release on %s\n", pci_name(d));
50 dlc |= 1<<1;
51 pci_write_config_byte(d, 0x82, dlc);
52 }
53 }
54}
55DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82441, quirk_passive_release );
1597cacb 56DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82441, quirk_passive_release );
1da177e4
LT		 57
58/* The VIA VP2/VP3/MVP3 seem to have some 'features'. There may be a workaround
59 but VIA don't answer queries. If you happen to have good contacts at VIA
60 ask them for me please -- Alan
61
62 This appears to be BIOS not version dependent. So presumably there is a
63 chipset level fix */
64int isa_dma_bridge_buggy; /* Exported */
65
66static void __devinit quirk_isa_dma_hangs(struct pci_dev *dev)
67{
68 if (!isa_dma_bridge_buggy) {
69 isa_dma_bridge_buggy=1;
70 printk(KERN_INFO "Activating ISA DMA hang workarounds.\n");
71 }
72}
73 /*
74 * Its not totally clear which chipsets are the problematic ones
75 * We know 82C586 and 82C596 variants are affected.
76 */
77DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_0, quirk_isa_dma_hangs );
78DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C596, quirk_isa_dma_hangs );
79DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371SB_0, quirk_isa_dma_hangs );
80DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1533, quirk_isa_dma_hangs );
81DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NEC, PCI_DEVICE_ID_NEC_CBUS_1, quirk_isa_dma_hangs );
82DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NEC, PCI_DEVICE_ID_NEC_CBUS_2, quirk_isa_dma_hangs );
83DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NEC, PCI_DEVICE_ID_NEC_CBUS_3, quirk_isa_dma_hangs );
84
85int pci_pci_problems;
86
87/*
88 * Chipsets where PCI->PCI transfers vanish or hang
89 */
90static void __devinit quirk_nopcipci(struct pci_dev *dev)
91{
92 if ((pci_pci_problems & PCIPCI_FAIL)==0) {
93 printk(KERN_INFO "Disabling direct PCI/PCI transfers.\n");
94 pci_pci_problems |= PCIPCI_FAIL;
95 }
96}
236561e5
AC		 97
98static void __devinit quirk_nopciamd(struct pci_dev *dev)
99{
100 u8 rev;
101 pci_read_config_byte(dev, 0x08, &rev);
102 if (rev == 0x13) {
103 /* Erratum 24 */
104 printk(KERN_INFO "Chipset erratum: Disabling direct PCI/AGP transfers.\n");
105 pci_pci_problems |= PCIAGP_FAIL;
106 }
107}
108
1da177e4
LT		 109DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_5597, quirk_nopcipci );
110DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_496, quirk_nopcipci );
236561e5 111DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8151_0, quirk_nopciamd );
1da177e4
LT		 112
113/*
114 * Triton requires workarounds to be used by the drivers
115 */
116static void __devinit quirk_triton(struct pci_dev *dev)
117{
118 if ((pci_pci_problems&PCIPCI_TRITON)==0) {
119 printk(KERN_INFO "Limiting direct PCI/PCI transfers.\n");
120 pci_pci_problems |= PCIPCI_TRITON;
121 }
122}
123DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437, quirk_triton );
124DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437VX, quirk_triton );
125DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82439, quirk_triton );
126DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82439TX, quirk_triton );
127
128/*
129 * VIA Apollo KT133 needs PCI latency patch
130 * Made according to a windows driver based patch by George E. Breese
131 * see PCI Latency Adjust on http://www.viahardware.com/download/viatweak.shtm
132 * Also see http://www.au-ja.org/review-kt133a-1-en.phtml for
133 * the info on which Mr Breese based his work.
134 *
135 * Updated based on further information from the site and also on
136 * information provided by VIA
137 */
1597cacb 138static void quirk_vialatency(struct pci_dev *dev)
1da177e4
LT		 139{
140 struct pci_dev *p;
141 u8 rev;
142 u8 busarb;
143 /* Ok we have a potential problem chipset here. Now see if we have
144 a buggy southbridge */
145
146 p = pci_get_device(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C686, NULL);
147 if (p!=NULL) {
148 pci_read_config_byte(p, PCI_CLASS_REVISION, &rev);
149 /* 0x40 - 0x4f == 686B, 0x10 - 0x2f == 686A; thanks Dan Hollis */
150 /* Check for buggy part revisions */
151 if (rev < 0x40 || rev > 0x42)
152 goto exit;
153 } else {
154 p = pci_get_device(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8231, NULL);
155 if (p==NULL) /* No problem parts */
156 goto exit;
157 pci_read_config_byte(p, PCI_CLASS_REVISION, &rev);
158 /* Check for buggy part revisions */
159 if (rev < 0x10 || rev > 0x12)
160 goto exit;
161 }
162
163 /*
164 * Ok we have the problem. Now set the PCI master grant to
165 * occur every master grant. The apparent bug is that under high
166 * PCI load (quite common in Linux of course) you can get data
167 * loss when the CPU is held off the bus for 3 bus master requests
168 * This happens to include the IDE controllers....
169 *
170 * VIA only apply this fix when an SB Live! is present but under
171 * both Linux and Windows this isnt enough, and we have seen
172 * corruption without SB Live! but with things like 3 UDMA IDE
173 * controllers. So we ignore that bit of the VIA recommendation..
174 */
175
176 pci_read_config_byte(dev, 0x76, &busarb);
177 /* Set bit 4 and bi 5 of byte 76 to 0x01
178 "Master priority rotation on every PCI master grant */
179 busarb &= ~(1<<5);
180 busarb |= (1<<4);
181 pci_write_config_byte(dev, 0x76, busarb);
182 printk(KERN_INFO "Applying VIA southbridge workaround.\n");
183exit:
184 pci_dev_put(p);
185}
186DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8363_0, quirk_vialatency );
187DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8371_1, quirk_vialatency );
188DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8361, quirk_vialatency );
1597cacb
AC		 189/* Must restore this on a resume from RAM */
190DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8363_0, quirk_vialatency );
191DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8371_1, quirk_vialatency );
192DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8361, quirk_vialatency );
1da177e4
LT		 193
194/*
195 * VIA Apollo VP3 needs ETBF on BT848/878
196 */
197static void __devinit quirk_viaetbf(struct pci_dev *dev)
198{
199 if ((pci_pci_problems&PCIPCI_VIAETBF)==0) {
200 printk(KERN_INFO "Limiting direct PCI/PCI transfers.\n");
201 pci_pci_problems |= PCIPCI_VIAETBF;
202 }
203}
204DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C597_0, quirk_viaetbf );
205
206static void __devinit quirk_vsfx(struct pci_dev *dev)
207{
208 if ((pci_pci_problems&PCIPCI_VSFX)==0) {
209 printk(KERN_INFO "Limiting direct PCI/PCI transfers.\n");
210 pci_pci_problems |= PCIPCI_VSFX;
211 }
212}
213DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C576, quirk_vsfx );
214
215/*
216 * Ali Magik requires workarounds to be used by the drivers
217 * that DMA to AGP space. Latency must be set to 0xA and triton
218 * workaround applied too
219 * [Info kindly provided by ALi]
220 */
221static void __init quirk_alimagik(struct pci_dev *dev)
222{
223 if ((pci_pci_problems&PCIPCI_ALIMAGIK)==0) {
224 printk(KERN_INFO "Limiting direct PCI/PCI transfers.\n");
225 pci_pci_problems |= PCIPCI_ALIMAGIK|PCIPCI_TRITON;
226 }
227}
228DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1647, quirk_alimagik );
229DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1651, quirk_alimagik );
230
231/*
232 * Natoma has some interesting boundary conditions with Zoran stuff
233 * at least
234 */
235static void __devinit quirk_natoma(struct pci_dev *dev)
236{
237 if ((pci_pci_problems&PCIPCI_NATOMA)==0) {
238 printk(KERN_INFO "Limiting direct PCI/PCI transfers.\n");
239 pci_pci_problems |= PCIPCI_NATOMA;
240 }
241}
242DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82441, quirk_natoma );
243DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443LX_0, quirk_natoma );
244DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443LX_1, quirk_natoma );
245DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_0, quirk_natoma );
246DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_1, quirk_natoma );
247DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_2, quirk_natoma );
248
249/*
250 * This chip can cause PCI parity errors if config register 0xA0 is read
251 * while DMAs are occurring.
252 */
253static void __devinit quirk_citrine(struct pci_dev *dev)
254{
255 dev->cfg_size = 0xA0;
256}
257DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CITRINE, quirk_citrine );
258
259/*
260 * S3 868 and 968 chips report region size equal to 32M, but they decode 64M.
261 * If it's needed, re-allocate the region.
262 */
263static void __devinit quirk_s3_64M(struct pci_dev *dev)
264{
265 struct resource *r = &dev->resource[0];
266
267 if ((r->start & 0x3ffffff) || r->end != r->start + 0x3ffffff) {
268 r->start = 0;
269 r->end = 0x3ffffff;
270 }
271}
272DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_868, quirk_s3_64M );
273DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_968, quirk_s3_64M );
274
6693e74a
LT		 275static void __devinit quirk_io_region(struct pci_dev *dev, unsigned region,
276 unsigned size, int nr, const char *name)
1da177e4
LT		 277{
278 region &= ~(size-1);
279 if (region) {
085ae41f 280 struct pci_bus_region bus_region;
1da177e4
LT		 281 struct resource *res = dev->resource + nr;
282
283 res->name = pci_name(dev);
284 res->start = region;
285 res->end = region + size - 1;
286 res->flags = IORESOURCE_IO;
085ae41f
DM		 287
288 /* Convert from PCI bus to resource space. */
289 bus_region.start = res->start;
290 bus_region.end = res->end;
291 pcibios_bus_to_resource(dev, res, &bus_region);
292
1da177e4 293 pci_claim_resource(dev, nr);
6693e74a 294 printk("PCI quirk: region %04x-%04x claimed by %s\n", region, region + size - 1, name);
1da177e4
LT		 295 }
296}
297
298/*
299 * ATI Northbridge setups MCE the processor if you even
300 * read somewhere between 0x3b0->0x3bb or read 0x3d3
301 */
302static void __devinit quirk_ati_exploding_mce(struct pci_dev *dev)
303{
304 printk(KERN_INFO "ATI Northbridge, reserving I/O ports 0x3b0 to 0x3bb.\n");
305 /* Mae rhaid i ni beidio ag edrych ar y lleoliadiau I/O hyn */
306 request_region(0x3b0, 0x0C, "RadeonIGP");
307 request_region(0x3d3, 0x01, "RadeonIGP");
308}
309DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RS100, quirk_ati_exploding_mce );
310
311/*
312 * Let's make the southbridge information explicit instead
313 * of having to worry about people probing the ACPI areas,
314 * for example.. (Yes, it happens, and if you read the wrong
315 * ACPI register it will put the machine to sleep with no
316 * way of waking it up again. Bummer).
317 *
318 * ALI M7101: Two IO regions pointed to by words at
319 * 0xE0 (64 bytes of ACPI registers)
320 * 0xE2 (32 bytes of SMB registers)
321 */
322static void __devinit quirk_ali7101_acpi(struct pci_dev *dev)
323{
324 u16 region;
325
326 pci_read_config_word(dev, 0xE0, &region);
6693e74a 327 quirk_io_region(dev, region, 64, PCI_BRIDGE_RESOURCES, "ali7101 ACPI");
1da177e4 328 pci_read_config_word(dev, 0xE2, &region);
6693e74a 329 quirk_io_region(dev, region, 32, PCI_BRIDGE_RESOURCES+1, "ali7101 SMB");
1da177e4
LT		 330}
331DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M7101, quirk_ali7101_acpi );
332
6693e74a
LT		 333static void piix4_io_quirk(struct pci_dev *dev, const char *name, unsigned int port, unsigned int enable)
334{
335 u32 devres;
336 u32 mask, size, base;
337
338 pci_read_config_dword(dev, port, &devres);
339 if ((devres & enable) != enable)
340 return;
341 mask = (devres >> 16) & 15;
342 base = devres & 0xffff;
343 size = 16;
344 for (;;) {
345 unsigned bit = size >> 1;
346 if ((bit & mask) == bit)
347 break;
348 size = bit;
349 }
350 /*
351 * For now we only print it out. Eventually we'll want to
352 * reserve it (at least if it's in the 0x1000+ range), but
353 * let's get enough confirmation reports first.
354 */
355 base &= -size;
356 printk("%s PIO at %04x-%04x\n", name, base, base + size - 1);
357}
358
359static void piix4_mem_quirk(struct pci_dev *dev, const char *name, unsigned int port, unsigned int enable)
360{
361 u32 devres;
362 u32 mask, size, base;
363
364 pci_read_config_dword(dev, port, &devres);
365 if ((devres & enable) != enable)
366 return;
367 base = devres & 0xffff0000;
368 mask = (devres & 0x3f) << 16;
369 size = 128 << 16;
370 for (;;) {
371 unsigned bit = size >> 1;
372 if ((bit & mask) == bit)
373 break;
374 size = bit;
375 }
376 /*
377 * For now we only print it out. Eventually we'll want to
378 * reserve it, but let's get enough confirmation reports first.
379 */
380 base &= -size;
381 printk("%s MMIO at %04x-%04x\n", name, base, base + size - 1);
382}
383
1da177e4
LT		 384/*
385 * PIIX4 ACPI: Two IO regions pointed to by longwords at
386 * 0x40 (64 bytes of ACPI registers)
08db2a70 387 * 0x90 (16 bytes of SMB registers)
6693e74a 388 * and a few strange programmable PIIX4 device resources.
1da177e4
LT		 389 */
390static void __devinit quirk_piix4_acpi(struct pci_dev *dev)
391{
6693e74a 392 u32 region, res_a;
1da177e4
LT		 393
394 pci_read_config_dword(dev, 0x40, &region);
6693e74a 395 quirk_io_region(dev, region, 64, PCI_BRIDGE_RESOURCES, "PIIX4 ACPI");
1da177e4 396 pci_read_config_dword(dev, 0x90, &region);
08db2a70 397 quirk_io_region(dev, region, 16, PCI_BRIDGE_RESOURCES+1, "PIIX4 SMB");
6693e74a
LT		 398
399 /* Device resource A has enables for some of the other ones */
400 pci_read_config_dword(dev, 0x5c, &res_a);
401
402 piix4_io_quirk(dev, "PIIX4 devres B", 0x60, 3 << 21);
403 piix4_io_quirk(dev, "PIIX4 devres C", 0x64, 3 << 21);
404
405 /* Device resource D is just bitfields for static resources */
406
407 /* Device 12 enabled? */
408 if (res_a & (1 << 29)) {
409 piix4_io_quirk(dev, "PIIX4 devres E", 0x68, 1 << 20);
410 piix4_mem_quirk(dev, "PIIX4 devres F", 0x6c, 1 << 7);
411 }
412 /* Device 13 enabled? */
413 if (res_a & (1 << 30)) {
414 piix4_io_quirk(dev, "PIIX4 devres G", 0x70, 1 << 20);
415 piix4_mem_quirk(dev, "PIIX4 devres H", 0x74, 1 << 7);
416 }
417 piix4_io_quirk(dev, "PIIX4 devres I", 0x78, 1 << 20);
418 piix4_io_quirk(dev, "PIIX4 devres J", 0x7c, 1 << 20);
1da177e4
LT		 419}
420DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371AB_3, quirk_piix4_acpi );
c6764664 421DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443MX_3, quirk_piix4_acpi );
1da177e4
LT		 422
423/*
424 * ICH4, ICH4-M, ICH5, ICH5-M ACPI: Three IO regions pointed to by longwords at
425 * 0x40 (128 bytes of ACPI, GPIO & TCO registers)
426 * 0x58 (64 bytes of GPIO I/O space)
427 */
428static void __devinit quirk_ich4_lpc_acpi(struct pci_dev *dev)
429{
430 u32 region;
431
432 pci_read_config_dword(dev, 0x40, &region);
6693e74a 433 quirk_io_region(dev, region, 128, PCI_BRIDGE_RESOURCES, "ICH4 ACPI/GPIO/TCO");
1da177e4
LT		 434
435 pci_read_config_dword(dev, 0x58, &region);
6693e74a 436 quirk_io_region(dev, region, 64, PCI_BRIDGE_RESOURCES+1, "ICH4 GPIO");
1da177e4
LT		 437}
438DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_0, quirk_ich4_lpc_acpi );
439DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_0, quirk_ich4_lpc_acpi );
440DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_0, quirk_ich4_lpc_acpi );
441DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_10, quirk_ich4_lpc_acpi );
442DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_0, quirk_ich4_lpc_acpi );
443DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_12, quirk_ich4_lpc_acpi );
444DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_0, quirk_ich4_lpc_acpi );
445DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_12, quirk_ich4_lpc_acpi );
446DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_0, quirk_ich4_lpc_acpi );
3aa8c4fe 447DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB_1, quirk_ich4_lpc_acpi );
1da177e4 448
2cea752f
RM		 449static void __devinit quirk_ich6_lpc_acpi(struct pci_dev *dev)
450{
451 u32 region;
452
453 pci_read_config_dword(dev, 0x40, &region);
454 quirk_io_region(dev, region, 128, PCI_BRIDGE_RESOURCES, "ICH6 ACPI/GPIO/TCO");
455
456 pci_read_config_dword(dev, 0x48, &region);
457 quirk_io_region(dev, region, 64, PCI_BRIDGE_RESOURCES+1, "ICH6 GPIO");
458}
65ae4ddd 459DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_0, quirk_ich6_lpc_acpi );
2cea752f 460DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1, quirk_ich6_lpc_acpi );
bacedce3
DR		 461DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_0, quirk_ich6_lpc_acpi );
462DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_1, quirk_ich6_lpc_acpi );
463DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_31, quirk_ich6_lpc_acpi );
464DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_0, quirk_ich6_lpc_acpi );
465DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_2, quirk_ich6_lpc_acpi );
466DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_3, quirk_ich6_lpc_acpi );
2cea752f 467
1da177e4
LT		 468/*
469 * VIA ACPI: One IO region pointed to by longword at
470 * 0x48 or 0x20 (256 bytes of ACPI registers)
471 */
472static void __devinit quirk_vt82c586_acpi(struct pci_dev *dev)
473{
474 u8 rev;
475 u32 region;
476
477 pci_read_config_byte(dev, PCI_CLASS_REVISION, &rev);
478 if (rev & 0x10) {
479 pci_read_config_dword(dev, 0x48, &region);
480 region &= PCI_BASE_ADDRESS_IO_MASK;
6693e74a 481 quirk_io_region(dev, region, 256, PCI_BRIDGE_RESOURCES, "vt82c586 ACPI");
1da177e4
LT		 482 }
483}
484DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_3, quirk_vt82c586_acpi );
485
486/*
487 * VIA VT82C686 ACPI: Three IO region pointed to by (long)words at
488 * 0x48 (256 bytes of ACPI registers)
489 * 0x70 (128 bytes of hardware monitoring register)
490 * 0x90 (16 bytes of SMB registers)
491 */
492static void __devinit quirk_vt82c686_acpi(struct pci_dev *dev)
493{
494 u16 hm;
495 u32 smb;
496
497 quirk_vt82c586_acpi(dev);
498
499 pci_read_config_word(dev, 0x70, &hm);
500 hm &= PCI_BASE_ADDRESS_IO_MASK;
02f313b2 501 quirk_io_region(dev, hm, 128, PCI_BRIDGE_RESOURCES + 1, "vt82c686 HW-mon");
1da177e4
LT		 502
503 pci_read_config_dword(dev, 0x90, &smb);
504 smb &= PCI_BASE_ADDRESS_IO_MASK;
02f313b2 505 quirk_io_region(dev, smb, 16, PCI_BRIDGE_RESOURCES + 2, "vt82c686 SMB");
1da177e4
LT		 506}
507DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C686_4, quirk_vt82c686_acpi );
508
6d85f29b
IK		 509/*
510 * VIA VT8235 ISA Bridge: Two IO regions pointed to by words at
511 * 0x88 (128 bytes of power management registers)
512 * 0xd0 (16 bytes of SMB registers)
513 */
514static void __devinit quirk_vt8235_acpi(struct pci_dev *dev)
515{
516 u16 pm, smb;
517
518 pci_read_config_word(dev, 0x88, &pm);
519 pm &= PCI_BASE_ADDRESS_IO_MASK;
6693e74a 520 quirk_io_region(dev, pm, 128, PCI_BRIDGE_RESOURCES, "vt8235 PM");
6d85f29b
IK		 521
522 pci_read_config_word(dev, 0xd0, &smb);
523 smb &= PCI_BASE_ADDRESS_IO_MASK;
6693e74a 524 quirk_io_region(dev, smb, 16, PCI_BRIDGE_RESOURCES + 1, "vt8235 SMB");
6d85f29b
IK		 525}
526DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8235, quirk_vt8235_acpi);
527
1da177e4
LT		 528
529#ifdef CONFIG_X86_IO_APIC
530
531#include <asm/io_apic.h>
532
533/*
534 * VIA 686A/B: If an IO-APIC is active, we need to route all on-chip
535 * devices to the external APIC.
536 *
537 * TODO: When we have device-specific interrupt routers,
538 * this code will go away from quirks.
539 */
1597cacb 540static void quirk_via_ioapic(struct pci_dev *dev)
1da177e4
LT		 541{
542 u8 tmp;
543
544 if (nr_ioapics < 1)
545 tmp = 0; /* nothing routed to external APIC */
546 else
547 tmp = 0x1f; /* all known bits (4-0) routed to external APIC */
548
549 printk(KERN_INFO "PCI: %sbling Via external APIC routing\n",
550 tmp == 0 ? "Disa" : "Ena");
551
552 /* Offset 0x58: External APIC IRQ output control */
553 pci_write_config_byte (dev, 0x58, tmp);
554}
555DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C686, quirk_via_ioapic );
1597cacb 556DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C686, quirk_via_ioapic );
1da177e4 557
a1740913
KW		 558/*
559 * VIA 8237: Some BIOSs don't set the 'Bypass APIC De-Assert Message' Bit.
560 * This leads to doubled level interrupt rates.
561 * Set this bit to get rid of cycle wastage.
562 * Otherwise uncritical.
563 */
1597cacb 564static void quirk_via_vt8237_bypass_apic_deassert(struct pci_dev *dev)
a1740913
KW		 565{
566 u8 misc_control2;
567#define BYPASS_APIC_DEASSERT 8
568
569 pci_read_config_byte(dev, 0x5B, &misc_control2);
570 if (!(misc_control2 & BYPASS_APIC_DEASSERT)) {
571 printk(KERN_INFO "PCI: Bypassing VIA 8237 APIC De-Assert Message\n");
572 pci_write_config_byte(dev, 0x5B, misc_control2|BYPASS_APIC_DEASSERT);
573 }
574}
575DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237, quirk_via_vt8237_bypass_apic_deassert);
1597cacb 576DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237, quirk_via_vt8237_bypass_apic_deassert);
a1740913 577
1da177e4
LT		 578/*
579 * The AMD io apic can hang the box when an apic irq is masked.
580 * We check all revs >= B0 (yet not in the pre production!) as the bug
581 * is currently marked NoFix
582 *
583 * We have multiple reports of hangs with this chipset that went away with
236561e5 584 * noapic specified. For the moment we assume it's the erratum. We may be wrong
1da177e4
LT		 585 * of course. However the advice is demonstrably good even if so..
586 */
587static void __devinit quirk_amd_ioapic(struct pci_dev *dev)
588{
589 u8 rev;
590
591 pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
592 if (rev >= 0x02) {
236561e5 593 printk(KERN_WARNING "I/O APIC: AMD Erratum #22 may be present. In the event of instability try\n");
1da177e4
LT		 594 printk(KERN_WARNING " : booting with the \"noapic\" option.\n");
595 }
596}
597DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_VIPER_7410, quirk_amd_ioapic );
598
599static void __init quirk_ioapic_rmw(struct pci_dev *dev)
600{
601 if (dev->devfn == 0 && dev->bus->number == 0)
602 sis_apic_bug = 1;
603}
604DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI, PCI_ANY_ID, quirk_ioapic_rmw );
605
1da177e4
LT		 606#define AMD8131_revA0 0x01
607#define AMD8131_revB0 0x11
608#define AMD8131_MISC 0x40
609#define AMD8131_NIOAMODE_BIT 0
1597cacb 610static void quirk_amd_8131_ioapic(struct pci_dev *dev)
1da177e4
LT		 611{
612 unsigned char revid, tmp;
613
1da177e4
LT		 614 if (nr_ioapics == 0)
615 return;
616
617 pci_read_config_byte(dev, PCI_REVISION_ID, &revid);
618 if (revid == AMD8131_revA0 || revid == AMD8131_revB0) {
619 printk(KERN_INFO "Fixing up AMD8131 IOAPIC mode\n");
620 pci_read_config_byte( dev, AMD8131_MISC, &tmp);
621 tmp &= ~(1 << AMD8131_NIOAMODE_BIT);
622 pci_write_config_byte( dev, AMD8131_MISC, tmp);
623 }
624}
5da594b1 625DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE, quirk_amd_8131_ioapic);
1597cacb 626DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE, quirk_amd_8131_ioapic);
1da177e4
LT		 627#endif /* CONFIG_X86_IO_APIC */
628
629
1da177e4
LT		 630/*
631 * FIXME: it is questionable that quirk_via_acpi
632 * is needed. It shows up as an ISA bridge, and does not
633 * support the PCI_INTERRUPT_LINE register at all. Therefore
634 * it seems like setting the pci_dev's 'irq' to the
635 * value of the ACPI SCI interrupt is only done for convenience.
636 * -jgarzik
637 */
638static void __devinit quirk_via_acpi(struct pci_dev *d)
639{
640 /*
641 * VIA ACPI device: SCI IRQ line in PCI config byte 0x42
642 */
643 u8 irq;
644 pci_read_config_byte(d, 0x42, &irq);
645 irq &= 0xf;
646 if (irq && (irq != 2))
647 d->irq = irq;
648}
649DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_3, quirk_via_acpi );
650DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C686_4, quirk_via_acpi );
651
09d6029f
DD		 652
653/*
1597cacb 654 * VIA bridges which have VLink
09d6029f 655 */
1597cacb
AC		 656
657static const struct pci_device_id via_vlink_fixup_tbl[] = {
658 /* Internal devices need IRQ line routing, pre VLink */
659 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_82C686), 0 },
660 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8231), 17 },
661 /* Devices with VLink */
662 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8233_0), 17},
663 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8233A), 17 },
664 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8233C_0), 17 },
665 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8235), 16 },
666 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8237), 15 },
667 { PCI_VDEVICE(VIA, PCI_DEVICE_ID_VIA_8237A), 15 },
09d6029f
DD		 668 { 0, },
669};
670
1597cacb
AC		 671/**
672 * quirk_via_vlink - VIA VLink IRQ number update
673 * @dev: PCI device
674 *
675 * If the device we are dealing with is on a PIC IRQ we need to
676 * ensure that the IRQ line register which usually is not relevant
677 * for PCI cards, is actually written so that interrupts get sent
678 * to the right place
679 */
680
681static void quirk_via_vlink(struct pci_dev *dev)
25be5e6c 682{
1597cacb
AC		 683 const struct pci_device_id *via_vlink_fixup;
684 static int dev_lo = -1, dev_hi = 18;
25be5e6c
LB		 685 u8 irq, new_irq;
686
1597cacb 687 /* Check if we have VLink and cache the result */
09d6029f 688
1597cacb
AC		 689 /* Checked already - no */
690 if (dev_lo == -2)
09d6029f
DD		 691 return;
692
1597cacb
AC		 693 /* Not checked - see what bridge we have and find the device
694 ranges */
695
696 if (dev_lo == -1) {
697 via_vlink_fixup = pci_find_present(via_vlink_fixup_tbl);
698 if (via_vlink_fixup == NULL) {
699 dev_lo = -2;
700 return;
701 }
702 dev_lo = via_vlink_fixup->driver_data;
703 /* 82C686 is special - 0/0 */
704 if (dev_lo == 0)
705 dev_hi = 0;
706 }
09d6029f
DD		 707 new_irq = dev->irq;
708
709 /* Don't quirk interrupts outside the legacy IRQ range */
710 if (!new_irq || new_irq > 15)
711 return;
712
1597cacb
AC		 713 /* Internal device ? */
714 if (dev->bus->number != 0 || PCI_SLOT(dev->devfn) > dev_hi ||
715 PCI_SLOT(dev->devfn) < dev_lo)
716 return;
717
718 /* This is an internal VLink device on a PIC interrupt. The BIOS
719 ought to have set this but may not have, so we redo it */
720
25be5e6c
LB		 721 pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &irq);
722 if (new_irq != irq) {
1597cacb 723 printk(KERN_INFO "PCI: VIA VLink IRQ fixup for %s, from %d to %d\n",
25be5e6c
LB		 724 pci_name(dev), irq, new_irq);
725 udelay(15); /* unknown if delay really needed */
726 pci_write_config_byte(dev, PCI_INTERRUPT_LINE, new_irq);
727 }
728}
1597cacb 729DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_VIA, PCI_ANY_ID, quirk_via_vlink);
25be5e6c 730
1da177e4
LT		 731/*
732 * VIA VT82C598 has its device ID settable and many BIOSes
733 * set it to the ID of VT82C597 for backward compatibility.
734 * We need to switch it off to be able to recognize the real
735 * type of the chip.
736 */
737static void __devinit quirk_vt82c598_id(struct pci_dev *dev)
738{
739 pci_write_config_byte(dev, 0xfc, 0);
740 pci_read_config_word(dev, PCI_DEVICE_ID, &dev->device);
741}
742DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C597_0, quirk_vt82c598_id );
743
744/*
745 * CardBus controllers have a legacy base address that enables them
746 * to respond as i82365 pcmcia controllers. We don't want them to
747 * do this even if the Linux CardBus driver is not loaded, because
748 * the Linux i82365 driver does not (and should not) handle CardBus.
749 */
1597cacb 750static void quirk_cardbus_legacy(struct pci_dev *dev)
1da177e4
LT		 751{
752 if ((PCI_CLASS_BRIDGE_CARDBUS << 8) ^ dev->class)
753 return;
754 pci_write_config_dword(dev, PCI_CB_LEGACY_MODE_BASE, 0);
755}
756DECLARE_PCI_FIXUP_FINAL(PCI_ANY_ID, PCI_ANY_ID, quirk_cardbus_legacy);
1597cacb 757DECLARE_PCI_FIXUP_RESUME(PCI_ANY_ID, PCI_ANY_ID, quirk_cardbus_legacy);
1da177e4
LT		 758
759/*
760 * Following the PCI ordering rules is optional on the AMD762. I'm not
761 * sure what the designers were smoking but let's not inhale...
762 *
763 * To be fair to AMD, it follows the spec by default, its BIOS people
764 * who turn it off!
765 */
1597cacb 766static void quirk_amd_ordering(struct pci_dev *dev)
1da177e4
LT		 767{
768 u32 pcic;
769 pci_read_config_dword(dev, 0x4C, &pcic);
770 if ((pcic&6)!=6) {
771 pcic |= 6;
772 printk(KERN_WARNING "BIOS failed to enable PCI standards compliance, fixing this error.\n");
773 pci_write_config_dword(dev, 0x4C, pcic);
774 pci_read_config_dword(dev, 0x84, &pcic);
775 pcic |= (1<<23); /* Required in this mode */
776 pci_write_config_dword(dev, 0x84, pcic);
777 }
778}
779DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_FE_GATE_700C, quirk_amd_ordering );
1597cacb 780DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_FE_GATE_700C, quirk_amd_ordering );
1da177e4
LT		 781
782/*
783 * DreamWorks provided workaround for Dunord I-3000 problem
784 *
785 * This card decodes and responds to addresses not apparently
786 * assigned to it. We force a larger allocation to ensure that
787 * nothing gets put too close to it.
788 */
789static void __devinit quirk_dunord ( struct pci_dev * dev )
790{
791 struct resource *r = &dev->resource [1];
792 r->start = 0;
793 r->end = 0xffffff;
794}
795DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_DUNORD, PCI_DEVICE_ID_DUNORD_I3000, quirk_dunord );
796
797/*
798 * i82380FB mobile docking controller: its PCI-to-PCI bridge
799 * is subtractive decoding (transparent), and does indicate this
800 * in the ProgIf. Unfortunately, the ProgIf value is wrong - 0x80
801 * instead of 0x01.
802 */
803static void __devinit quirk_transparent_bridge(struct pci_dev *dev)
804{
805 dev->transparent = 1;
806}
807DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82380FB, quirk_transparent_bridge );
808DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TOSHIBA, 0x605, quirk_transparent_bridge );
809
810/*
811 * Common misconfiguration of the MediaGX/Geode PCI master that will
812 * reduce PCI bandwidth from 70MB/s to 25MB/s. See the GXM/GXLV/GX1
813 * datasheets found at http://www.national.com/ds/GX for info on what
814 * these bits do. <christer@weinigel.se>
815 */
1597cacb 816static void quirk_mediagx_master(struct pci_dev *dev)
1da177e4
LT		 817{
818 u8 reg;
819 pci_read_config_byte(dev, 0x41, &reg);
820 if (reg & 2) {
821 reg &= ~2;
822 printk(KERN_INFO "PCI: Fixup for MediaGX/Geode Slave Disconnect Boundary (0x41=0x%02x)\n", reg);
823 pci_write_config_byte(dev, 0x41, reg);
824 }
825}
826DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_CYRIX, PCI_DEVICE_ID_CYRIX_PCI_MASTER, quirk_mediagx_master );
1597cacb 827DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_CYRIX, PCI_DEVICE_ID_CYRIX_PCI_MASTER, quirk_mediagx_master );
1da177e4 828
1da177e4
LT		 829/*
830 * Ensure C0 rev restreaming is off. This is normally done by
831 * the BIOS but in the odd case it is not the results are corruption
832 * hence the presence of a Linux check
833 */
1597cacb 834static void quirk_disable_pxb(struct pci_dev *pdev)
1da177e4
LT		 835{
836 u16 config;
837 u8 rev;
838
839 pci_read_config_byte(pdev, PCI_REVISION_ID, &rev);
840 if (rev != 0x04) /* Only C0 requires this */
841 return;
842 pci_read_config_word(pdev, 0x40, &config);
843 if (config & (1<<6)) {
844 config &= ~(1<<6);
845 pci_write_config_word(pdev, 0x40, config);
846 printk(KERN_INFO "PCI: C0 revision 450NX. Disabling PCI restreaming.\n");
847 }
848}
849DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, quirk_disable_pxb );
1597cacb 850DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, quirk_disable_pxb );
1da177e4 851
1da177e4 852
ab17443a
CH		 853static void __devinit quirk_sb600_sata(struct pci_dev *pdev)
854{
855 /* set sb600 sata to ahci mode */
856 if ((pdev->class >> 8) == PCI_CLASS_STORAGE_IDE) {
857 u8 tmp;
858
859 pci_read_config_byte(pdev, 0x40, &tmp);
860 pci_write_config_byte(pdev, 0x40, tmp|1);
861 pci_write_config_byte(pdev, 0x9, 1);
862 pci_write_config_byte(pdev, 0xa, 6);
863 pci_write_config_byte(pdev, 0x40, tmp);
864
865 pdev->class = 0x010601;
866 }
867}
868DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP600_SATA, quirk_sb600_sata);
869
1da177e4
LT		 870/*
871 * Serverworks CSB5 IDE does not fully support native mode
872 */
873static void __devinit quirk_svwks_csb5ide(struct pci_dev *pdev)
874{
875 u8 prog;
876 pci_read_config_byte(pdev, PCI_CLASS_PROG, &prog);
877 if (prog & 5) {
878 prog &= ~5;
879 pdev->class &= ~5;
880 pci_write_config_byte(pdev, PCI_CLASS_PROG, prog);
368c73d4 881 /* PCI layer will sort out resources */
1da177e4
LT		 882 }
883}
368c73d4 884DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB5IDE, quirk_svwks_csb5ide );
1da177e4
LT		 885
886/*
887 * Intel 82801CAM ICH3-M datasheet says IDE modes must be the same
888 */
889static void __init quirk_ide_samemode(struct pci_dev *pdev)
890{
891 u8 prog;
892
893 pci_read_config_byte(pdev, PCI_CLASS_PROG, &prog);
894
895 if (((prog & 1) && !(prog & 4)) || ((prog & 4) && !(prog & 1))) {
896 printk(KERN_INFO "PCI: IDE mode mismatch; forcing legacy mode\n");
897 prog &= ~5;
898 pdev->class &= ~5;
899 pci_write_config_byte(pdev, PCI_CLASS_PROG, prog);
1da177e4
LT		 900 }
901}
368c73d4 902DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_10, quirk_ide_samemode);
1da177e4
LT		 903
904/* This was originally an Alpha specific thing, but it really fits here.
905 * The i82375 PCI/EISA bridge appears as non-classified. Fix that.
906 */
907static void __init quirk_eisa_bridge(struct pci_dev *dev)
908{
909 dev->class = PCI_CLASS_BRIDGE_EISA << 8;
910}
911DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82375, quirk_eisa_bridge );
912
7daa0c4f
JG		 913/*
914 * On the MSI-K8T-Neo2Fir Board, the internal Soundcard is disabled
915 * when a PCI-Soundcard is added. The BIOS only gives Options
916 * "Disabled" and "AUTO". This Quirk Sets the corresponding
917 * Register-Value to enable the Soundcard.
bd91fde9
CW		 918 *
919 * FIXME: Presently this quirk will run on anything that has an 8237
920 * which isn't correct, we need to check DMI tables or something in
921 * order to make sure it only runs on the MSI-K8T-Neo2Fir. Because it
922 * runs everywhere at present we suppress the printk output in most
923 * irrelevant cases.
7daa0c4f 924 */
1597cacb 925static void k8t_sound_hostbridge(struct pci_dev *dev)
7daa0c4f
JG		 926{
927 unsigned char val;
928
7daa0c4f
JG		 929 pci_read_config_byte(dev, 0x50, &val);
930 if (val == 0x88 || val == 0xc8) {
bd91fde9
CW		 931 /* Assume it's probably a MSI-K8T-Neo2Fir */
932 printk(KERN_INFO "PCI: MSI-K8T-Neo2Fir, attempting to turn soundcard ON\n");
7daa0c4f
JG		 933 pci_write_config_byte(dev, 0x50, val & (~0x40));
934
935 /* Verify the Change for Status output */
936 pci_read_config_byte(dev, 0x50, &val);
937 if (val & 0x40)
bd91fde9 938 printk(KERN_INFO "PCI: MSI-K8T-Neo2Fir, soundcard still off\n");
7daa0c4f 939 else
bd91fde9 940 printk(KERN_INFO "PCI: MSI-K8T-Neo2Fir, soundcard on\n");
7daa0c4f 941 }
7daa0c4f
JG		 942}
943DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237, k8t_sound_hostbridge);
1597cacb 944DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237, k8t_sound_hostbridge);
7daa0c4f 945
1da177e4
LT		 946/*
947 * On ASUS P4B boards, the SMBus PCI Device within the ICH2/4 southbridge
948 * is not activated. The myth is that Asus said that they do not want the
949 * users to be irritated by just another PCI Device in the Win98 device
950 * manager. (see the file prog/hotplug/README.p4b in the lm_sensors
951 * package 2.7.0 for details)
952 *
953 * The SMBus PCI Device can be activated by setting a bit in the ICH LPC
954 * bridge. Unfortunately, this device has no subvendor/subdevice ID. So it
955 * becomes necessary to do this tweak in two steps -- I've chosen the Host
956 * bridge as trigger.
957 */
ce007ea5 958static int __initdata asus_hides_smbus;
1da177e4
LT		 959
960static void __init asus_hides_smbus_hostbridge(struct pci_dev *dev)
961{
962 if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_ASUSTEK)) {
963 if (dev->device == PCI_DEVICE_ID_INTEL_82845_HB)
964 switch(dev->subsystem_device) {
a00db371 965 case 0x8025: /* P4B-LX */
1da177e4
LT		 966 case 0x8070: /* P4B */
967 case 0x8088: /* P4B533 */
968 case 0x1626: /* L3C notebook */
969 asus_hides_smbus = 1;
970 }
971 if (dev->device == PCI_DEVICE_ID_INTEL_82845G_HB)
972 switch(dev->subsystem_device) {
973 case 0x80b1: /* P4GE-V */
974 case 0x80b2: /* P4PE */
975 case 0x8093: /* P4B533-V */
976 asus_hides_smbus = 1;
977 }
978 if (dev->device == PCI_DEVICE_ID_INTEL_82850_HB)
979 switch(dev->subsystem_device) {
980 case 0x8030: /* P4T533 */
981 asus_hides_smbus = 1;
982 }
983 if (dev->device == PCI_DEVICE_ID_INTEL_7205_0)
984 switch (dev->subsystem_device) {
985 case 0x8070: /* P4G8X Deluxe */
986 asus_hides_smbus = 1;
987 }
321311af
JD		 988 if (dev->device == PCI_DEVICE_ID_INTEL_E7501_MCH)
989 switch (dev->subsystem_device) {
990 case 0x80c9: /* PU-DLS */
991 asus_hides_smbus = 1;
992 }
1da177e4
LT		 993 if (dev->device == PCI_DEVICE_ID_INTEL_82855GM_HB)
994 switch (dev->subsystem_device) {
995 case 0x1751: /* M2N notebook */
996 case 0x1821: /* M5N notebook */
997 asus_hides_smbus = 1;
998 }
999 if (dev->device == PCI_DEVICE_ID_INTEL_82855PM_HB)
1000 switch (dev->subsystem_device) {
1001 case 0x184b: /* W1N notebook */
1002 case 0x186a: /* M6Ne notebook */
1003 asus_hides_smbus = 1;
1004 }
acc06632
RM		 1005 if (dev->device == PCI_DEVICE_ID_INTEL_82915GM_HB) {
1006 switch (dev->subsystem_device) {
1007 case 0x1882: /* M6V notebook */
2d1e1c75 1008 case 0x1977: /* A6VA notebook */
acc06632
RM		 1009 asus_hides_smbus = 1;
1010 }
1011 }
1da177e4
LT		 1012 } else if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_HP)) {
1013 if (dev->device == PCI_DEVICE_ID_INTEL_82855PM_HB)
1014 switch(dev->subsystem_device) {
1015 case 0x088C: /* HP Compaq nc8000 */
1016 case 0x0890: /* HP Compaq nc6000 */
1017 asus_hides_smbus = 1;
1018 }
1019 if (dev->device == PCI_DEVICE_ID_INTEL_82865_HB)
1020 switch (dev->subsystem_device) {
1021 case 0x12bc: /* HP D330L */
e3b1bd57 1022 case 0x12bd: /* HP D530 */
1da177e4
LT		 1023 asus_hides_smbus = 1;
1024 }
3c0a654e 1025 if (dev->device == PCI_DEVICE_ID_INTEL_82915GM_HB) {
1026 switch (dev->subsystem_device) {
1027 case 0x099c: /* HP Compaq nx6110 */
1028 asus_hides_smbus = 1;
1029 }
1030 }
1da177e4
LT		 1031 } else if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_TOSHIBA)) {
1032 if (dev->device == PCI_DEVICE_ID_INTEL_82855GM_HB)
1033 switch(dev->subsystem_device) {
1034 case 0x0001: /* Toshiba Satellite A40 */
1035 asus_hides_smbus = 1;
1036 }
e96e2f14
DG		 1037 if (dev->device == PCI_DEVICE_ID_INTEL_82855PM_HB)
1038 switch(dev->subsystem_device) {
1039 case 0x0001: /* Toshiba Tecra M2 */
1040 asus_hides_smbus = 1;
1041 }
1da177e4
LT		 1042 } else if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_SAMSUNG)) {
1043 if (dev->device == PCI_DEVICE_ID_INTEL_82855PM_HB)
1044 switch(dev->subsystem_device) {
1045 case 0xC00C: /* Samsung P35 notebook */
1046 asus_hides_smbus = 1;
1047 }
c87f883e
RIZ		 1048 } else if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_COMPAQ)) {
1049 if (dev->device == PCI_DEVICE_ID_INTEL_82855PM_HB)
1050 switch(dev->subsystem_device) {
1051 case 0x0058: /* Compaq Evo N620c */
1052 asus_hides_smbus = 1;
1053 }
1da177e4
LT		 1054 }
1055}
1056DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82845_HB, asus_hides_smbus_hostbridge );
1057DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82845G_HB, asus_hides_smbus_hostbridge );
1058DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82850_HB, asus_hides_smbus_hostbridge );
1059DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82865_HB, asus_hides_smbus_hostbridge );
1060DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_7205_0, asus_hides_smbus_hostbridge );
321311af 1061DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7501_MCH, asus_hides_smbus_hostbridge );
1da177e4
LT		 1062DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82855PM_HB, asus_hides_smbus_hostbridge );
1063DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82855GM_HB, asus_hides_smbus_hostbridge );
acc06632 1064DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82915GM_HB, asus_hides_smbus_hostbridge );
1da177e4 1065
1597cacb 1066static void asus_hides_smbus_lpc(struct pci_dev *dev)
1da177e4
LT		 1067{
1068 u16 val;
1069
1070 if (likely(!asus_hides_smbus))
1071 return;
1072
1073 pci_read_config_word(dev, 0xF2, &val);
1074 if (val & 0x8) {
1075 pci_write_config_word(dev, 0xF2, val & (~0x8));
1076 pci_read_config_word(dev, 0xF2, &val);
1077 if (val & 0x8)
1078 printk(KERN_INFO "PCI: i801 SMBus device continues to play 'hide and seek'! 0x%x\n", val);
1079 else
1080 printk(KERN_INFO "PCI: Enabled i801 SMBus device\n");
1081 }
1082}
1083DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_0, asus_hides_smbus_lpc );
1084DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_0, asus_hides_smbus_lpc );
321311af 1085DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_0, asus_hides_smbus_lpc );
1da177e4
LT		 1086DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_12, asus_hides_smbus_lpc );
1087DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_12, asus_hides_smbus_lpc );
1088DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_0, asus_hides_smbus_lpc );
1597cacb
AC		 1089DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_0, asus_hides_smbus_lpc );
1090DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_0, asus_hides_smbus_lpc );
1091DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_0, asus_hides_smbus_lpc );
1092DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_12, asus_hides_smbus_lpc );
1093DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_12, asus_hides_smbus_lpc );
1094DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_0, asus_hides_smbus_lpc );
1095
1096static void asus_hides_smbus_lpc_ich6(struct pci_dev *dev)
acc06632
RM		 1097{
1098 u32 val, rcba;
1099 void __iomem *base;
1100
1101 if (likely(!asus_hides_smbus))
1102 return;
1103 pci_read_config_dword(dev, 0xF0, &rcba);
1104 base = ioremap_nocache(rcba & 0xFFFFC000, 0x4000); /* use bits 31:14, 16 kB aligned */
1105 if (base == NULL) return;
1106 val=readl(base + 0x3418); /* read the Function Disable register, dword mode only */
1107 writel(val & 0xFFFFFFF7, base + 0x3418); /* enable the SMBus device */
1108 iounmap(base);
1109 printk(KERN_INFO "PCI: Enabled ICH6/i801 SMBus device\n");
1110}
1111DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1, asus_hides_smbus_lpc_ich6 );
1597cacb 1112DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1, asus_hides_smbus_lpc_ich6 );
ce007ea5 1113
1da177e4
LT		 1114/*
1115 * SiS 96x south bridge: BIOS typically hides SMBus device...
1116 */
1597cacb 1117static void quirk_sis_96x_smbus(struct pci_dev *dev)
1da177e4
LT		 1118{
1119 u8 val = 0;
1da177e4 1120 pci_read_config_byte(dev, 0x77, &val);
2f5c33b3
MH		 1121 if (val & 0x10) {
1122 printk(KERN_INFO "Enabling SiS 96x SMBus.\n");
1123 pci_write_config_byte(dev, 0x77, val & ~0x10);
1124 }
1da177e4
LT		 1125}
1126
1da177e4
LT		 1127/*
1128 * ... This is further complicated by the fact that some SiS96x south
1129 * bridges pretend to be 85C503/5513 instead. In that case see if we
1130 * spotted a compatible north bridge to make sure.
1131 * (pci_find_device doesn't work yet)
1132 *
1133 * We can also enable the sis96x bit in the discovery register..
1134 */
1135static int __devinitdata sis_96x_compatible = 0;
1136
1137#define SIS_DETECT_REGISTER 0x40
1138
1597cacb 1139static void quirk_sis_503(struct pci_dev *dev)
1da177e4
LT		 1140{
1141 u8 reg;
1142 u16 devid;
1143
1144 pci_read_config_byte(dev, SIS_DETECT_REGISTER, &reg);
1145 pci_write_config_byte(dev, SIS_DETECT_REGISTER, reg | (1 << 6));
1146 pci_read_config_word(dev, PCI_DEVICE_ID, &devid);
1147 if (((devid & 0xfff0) != 0x0960) && (devid != 0x0018)) {
1148 pci_write_config_byte(dev, SIS_DETECT_REGISTER, reg);
1149 return;
1150 }
1151
1152 /* Make people aware that we changed the config.. */
1153 printk(KERN_WARNING "Uncovering SIS%x that hid as a SIS503 (compatible=%d)\n", devid, sis_96x_compatible);
1154
1155 /*
2f5c33b3
MH		 1156 * Ok, it now shows up as a 96x.. run the 96x quirk by
1157 * hand in case it has already been processed.
1158 * (depends on link order, which is apparently not guaranteed)
1da177e4
LT		 1159 */
1160 dev->device = devid;
2f5c33b3 1161 quirk_sis_96x_smbus(dev);
1da177e4
LT		 1162}
1163
1164static void __init quirk_sis_96x_compatible(struct pci_dev *dev)
1165{
1166 sis_96x_compatible = 1;
1167}
1168DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_645, quirk_sis_96x_compatible );
1169DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_646, quirk_sis_96x_compatible );
1170DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_648, quirk_sis_96x_compatible );
1171DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_650, quirk_sis_96x_compatible );
1172DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_651, quirk_sis_96x_compatible );
1173DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_735, quirk_sis_96x_compatible );
1174
1175DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_503, quirk_sis_503 );
1597cacb 1176DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_503, quirk_sis_503 );
e5548e96
BJD		 1177/*
1178 * On ASUS A8V and A8V Deluxe boards, the onboard AC97 audio controller
1179 * and MC97 modem controller are disabled when a second PCI soundcard is
1180 * present. This patch, tweaking the VT8237 ISA bridge, enables them.
1181 * -- bjd
1182 */
1597cacb 1183static void asus_hides_ac97_lpc(struct pci_dev *dev)
e5548e96
BJD		 1184{
1185 u8 val;
1186 int asus_hides_ac97 = 0;
1187
1188 if (likely(dev->subsystem_vendor == PCI_VENDOR_ID_ASUSTEK)) {
1189 if (dev->device == PCI_DEVICE_ID_VIA_8237)
1190 asus_hides_ac97 = 1;
1191 }
1192
1193 if (!asus_hides_ac97)
1194 return;
1195
1196 pci_read_config_byte(dev, 0x50, &val);
1197 if (val & 0xc0) {
1198 pci_write_config_byte(dev, 0x50, val & (~0xc0));
1199 pci_read_config_byte(dev, 0x50, &val);
1200 if (val & 0xc0)
1201 printk(KERN_INFO "PCI: onboard AC97/MC97 devices continue to play 'hide and seek'! 0x%x\n", val);
1202 else
1203 printk(KERN_INFO "PCI: enabled onboard AC97/MC97 devices\n");
1204 }
1205}
1206DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237, asus_hides_ac97_lpc );
1207
1da177e4
LT		 1208
1209DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_961, quirk_sis_96x_smbus );
1210DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_962, quirk_sis_96x_smbus );
1211DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_963, quirk_sis_96x_smbus );
1212DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_LPC, quirk_sis_96x_smbus );
1213
1597cacb
AC		 1214DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237, asus_hides_ac97_lpc );
1215
1216
1217DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_961, quirk_sis_96x_smbus );
1218DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_962, quirk_sis_96x_smbus );
1219DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_963, quirk_sis_96x_smbus );
1220DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_LPC, quirk_sis_96x_smbus );
1221
77967052 1222#if defined(CONFIG_ATA) || defined(CONFIG_ATA_MODULE)
15e0c694
AC		 1223
1224/*
1225 * If we are using libata we can drive this chip properly but must
1226 * do this early on to make the additional device appear during
1227 * the PCI scanning.
1228 */
1229
1597cacb 1230static void quirk_jmicron_dualfn(struct pci_dev *pdev)
15e0c694
AC		 1231{
1232 u32 conf;
1233 u8 hdr;
1234
1235 /* Only poke fn 0 */
1236 if (PCI_FUNC(pdev->devfn))
1237 return;
1238
1239 switch(pdev->device) {
1240 case PCI_DEVICE_ID_JMICRON_JMB365:
1241 case PCI_DEVICE_ID_JMICRON_JMB366:
1242 /* Redirect IDE second PATA port to the right spot */
1243 pci_read_config_dword(pdev, 0x80, &conf);
1244 conf |= (1 << 24);
1245 /* Fall through */
1246 pci_write_config_dword(pdev, 0x80, conf);
1247 case PCI_DEVICE_ID_JMICRON_JMB361:
1248 case PCI_DEVICE_ID_JMICRON_JMB363:
1249 pci_read_config_dword(pdev, 0x40, &conf);
1250 /* Enable dual function mode, AHCI on fn 0, IDE fn1 */
1251 /* Set the class codes correctly and then direct IDE 0 */
1252 conf &= ~0x000F0200; /* Clear bit 9 and 16-19 */
1253 conf |= 0x00C20002; /* Set bit 1, 17, 22, 23 */
1254 pci_write_config_dword(pdev, 0x40, conf);
1255
1256 /* Reconfigure so that the PCI scanner discovers the
1257 device is now multifunction */
1258
1259 pci_read_config_byte(pdev, PCI_HEADER_TYPE, &hdr);
1260 pdev->hdr_type = hdr & 0x7f;
1261 pdev->multifunction = !!(hdr & 0x80);
1262
1263 break;
1264 }
1265}
1266
1267DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, quirk_jmicron_dualfn);
1597cacb 1268DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, quirk_jmicron_dualfn);
15e0c694
AC		 1269
1270#endif
1271
1da177e4
LT		 1272#ifdef CONFIG_X86_IO_APIC
1273static void __init quirk_alder_ioapic(struct pci_dev *pdev)
1274{
1275 int i;
1276
1277 if ((pdev->class >> 8) != 0xff00)
1278 return;
1279
1280 /* the first BAR is the location of the IO APIC...we must
1281 * not touch this (and it's already covered by the fixmap), so
1282 * forcibly insert it into the resource tree */
1283 if (pci_resource_start(pdev, 0) && pci_resource_len(pdev, 0))
1284 insert_resource(&iomem_resource, &pdev->resource[0]);
1285
1286 /* The next five BARs all seem to be rubbish, so just clean
1287 * them out */
1288 for (i=1; i < 6; i++) {
1289 memset(&pdev->resource[i], 0, sizeof(pdev->resource[i]));
1290 }
1291
1292}
1293DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_EESSC, quirk_alder_ioapic );
1294#endif
1295
2bd0fa3b
JB		 1296enum ide_combined_type { COMBINED = 0, IDE = 1, LIBATA = 2 };
1297/* Defaults to combined */
1298static enum ide_combined_type combined_mode;
1299
1300static int __init combined_setup(char *str)
1301{
1302 if (!strncmp(str, "ide", 3))
1303 combined_mode = IDE;
1304 else if (!strncmp(str, "libata", 6))
1305 combined_mode = LIBATA;
1306 else /* "combined" or anything else defaults to old behavior */
1307 combined_mode = COMBINED;
1308
1309 return 1;
1310}
1311__setup("combined_mode=", combined_setup);
1312
77967052 1313#ifdef CONFIG_SATA_INTEL_COMBINED
1da177e4
LT		 1314static void __devinit quirk_intel_ide_combined(struct pci_dev *pdev)
1315{
1316 u8 prog, comb, tmp;
1317 int ich = 0;
1318
1319 /*
1320 * Narrow down to Intel SATA PCI devices.
1321 */
1322 switch (pdev->device) {
1323 /* PCI ids taken from drivers/scsi/ata_piix.c */
1324 case 0x24d1:
1325 case 0x24df:
1326 case 0x25a3:
1327 case 0x25b0:
1328 ich = 5;
1329 break;
1330 case 0x2651:
1331 case 0x2652:
1332 case 0x2653:
c368ca4e 1333 case 0x2680: /* ESB2 */
1da177e4
LT		 1334 ich = 6;
1335 break;
1336 case 0x27c0:
1337 case 0x27c4:
1338 ich = 7;
1339 break;
012b265f
JG		 1340 case 0x2828: /* ICH8M */
1341 ich = 8;
1342 break;
1da177e4
LT		 1343 default:
1344 /* we do not handle this PCI device */
1345 return;
1346 }
1347
1348 /*
1349 * Read combined mode register.
1350 */
1351 pci_read_config_byte(pdev, 0x90, &tmp); /* combined mode reg */
1352
1353 if (ich == 5) {
1354 tmp &= 0x6; /* interesting bits 2:1, PATA primary/secondary */
1355 if (tmp == 0x4) /* bits 10x */
1356 comb = (1 << 0); /* SATA port 0, PATA port 1 */
1357 else if (tmp == 0x6) /* bits 11x */
1358 comb = (1 << 2); /* PATA port 0, SATA port 1 */
1359 else
1360 return; /* not in combined mode */
1361 } else {
012b265f 1362 WARN_ON((ich != 6) && (ich != 7) && (ich != 8));
1da177e4
LT		 1363 tmp &= 0x3; /* interesting bits 1:0 */
1364 if (tmp & (1 << 0))
1365 comb = (1 << 2); /* PATA port 0, SATA port 1 */
1366 else if (tmp & (1 << 1))
1367 comb = (1 << 0); /* SATA port 0, PATA port 1 */
1368 else
1369 return; /* not in combined mode */
1370 }
1371
1372 /*
1373 * Read programming interface register.
1374 * (Tells us if it's legacy or native mode)
1375 */
1376 pci_read_config_byte(pdev, PCI_CLASS_PROG, &prog);
1377
1378 /* if SATA port is in native mode, we're ok. */
1379 if (prog & comb)
1380 return;
1381
2bd0fa3b
JB		 1382 /* Don't reserve any so the IDE driver can get them (but only if
1383 * combined_mode=ide).
1384 */
1385 if (combined_mode == IDE)
1386 return;
1387
1388 /* Grab them both for libata if combined_mode=libata. */
1389 if (combined_mode == LIBATA) {
1390 request_region(0x1f0, 8, "libata"); /* port 0 */
1391 request_region(0x170, 8, "libata"); /* port 1 */
1392 return;
1393 }
1394
1da177e4
LT		 1395 /* SATA port is in legacy mode. Reserve port so that
1396 * IDE driver does not attempt to use it. If request_region
1397 * fails, it will be obvious at boot time, so we don't bother
1398 * checking return values.
1399 */
1400 if (comb == (1 << 0))
1401 request_region(0x1f0, 8, "libata"); /* port 0 */
1402 else
1403 request_region(0x170, 8, "libata"); /* port 1 */
1404}
1405DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_ANY_ID, quirk_intel_ide_combined );
77967052 1406#endif /* CONFIG_SATA_INTEL_COMBINED */
1da177e4
LT		 1407
1408
1409int pcie_mch_quirk;
1410
1411static void __devinit quirk_pcie_mch(struct pci_dev *pdev)
1412{
1413 pcie_mch_quirk = 1;
1414}
1415DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH, quirk_pcie_mch );
1416DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7320_MCH, quirk_pcie_mch );
1417DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7525_MCH, quirk_pcie_mch );
1418
4602b88d
KA		 1419
1420/*
1421 * It's possible for the MSI to get corrupted if shpc and acpi
1422 * are used together on certain PXH-based systems.
1423 */
1424static void __devinit quirk_pcie_pxh(struct pci_dev *dev)
1425{
1426 disable_msi_mode(dev, pci_find_capability(dev, PCI_CAP_ID_MSI),
1427 PCI_CAP_ID_MSI);
1428 dev->no_msi = 1;
1429
1430 printk(KERN_WARNING "PCI: PXH quirk detected, "
1431 "disabling MSI for SHPC device\n");
1432}
1433DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXHD_0, quirk_pcie_pxh);
1434DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXHD_1, quirk_pcie_pxh);
1435DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_0, quirk_pcie_pxh);
1436DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_1, quirk_pcie_pxh);
1437DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXHV, quirk_pcie_pxh);
1438
ffadcc2f
KCA		 1439/*
1440 * Some Intel PCI Express chipsets have trouble with downstream
1441 * device power management.
1442 */
1443static void quirk_intel_pcie_pm(struct pci_dev * dev)
1444{
1445 pci_pm_d3_delay = 120;
1446 dev->no_d1d2 = 1;
1447}
1448
1449DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25e2, quirk_intel_pcie_pm);
1450DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25e3, quirk_intel_pcie_pm);
1451DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25e4, quirk_intel_pcie_pm);
1452DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25e5, quirk_intel_pcie_pm);
1453DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25e6, quirk_intel_pcie_pm);
1454DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25e7, quirk_intel_pcie_pm);
1455DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25f7, quirk_intel_pcie_pm);
1456DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25f8, quirk_intel_pcie_pm);
1457DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25f9, quirk_intel_pcie_pm);
1458DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x25fa, quirk_intel_pcie_pm);
1459DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2601, quirk_intel_pcie_pm);
1460DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2602, quirk_intel_pcie_pm);
1461DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2603, quirk_intel_pcie_pm);
1462DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2604, quirk_intel_pcie_pm);
1463DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2605, quirk_intel_pcie_pm);
1464DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2606, quirk_intel_pcie_pm);
1465DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2607, quirk_intel_pcie_pm);
1466DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2608, quirk_intel_pcie_pm);
1467DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2609, quirk_intel_pcie_pm);
1468DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x260a, quirk_intel_pcie_pm);
1469DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x260b, quirk_intel_pcie_pm);
4602b88d 1470
1da177e4
LT		 1471static void __devinit quirk_netmos(struct pci_dev *dev)
1472{
1473 unsigned int num_parallel = (dev->subsystem_device & 0xf0) >> 4;
1474 unsigned int num_serial = dev->subsystem_device & 0xf;
1475
1476 /*
1477 * These Netmos parts are multiport serial devices with optional
1478 * parallel ports. Even when parallel ports are present, they
1479 * are identified as class SERIAL, which means the serial driver
1480 * will claim them. To prevent this, mark them as class OTHER.
1481 * These combo devices should be claimed by parport_serial.
1482 *
1483 * The subdevice ID is of the form 0x00PS, where <P> is the number
1484 * of parallel ports and <S> is the number of serial ports.
1485 */
1486 switch (dev->device) {
1487 case PCI_DEVICE_ID_NETMOS_9735:
1488 case PCI_DEVICE_ID_NETMOS_9745:
1489 case PCI_DEVICE_ID_NETMOS_9835:
1490 case PCI_DEVICE_ID_NETMOS_9845:
1491 case PCI_DEVICE_ID_NETMOS_9855:
1492 if ((dev->class >> 8) == PCI_CLASS_COMMUNICATION_SERIAL &&
1493 num_parallel) {
1494 printk(KERN_INFO "PCI: Netmos %04x (%u parallel, "
1495 "%u serial); changing class SERIAL to OTHER "
1496 "(use parport_serial)\n",
1497 dev->device, num_parallel, num_serial);
1498 dev->class = (PCI_CLASS_COMMUNICATION_OTHER << 8) |
1499 (dev->class & 0xff);
1500 }
1501 }
1502}
1503DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NETMOS, PCI_ANY_ID, quirk_netmos);
1504
16a74744
BH		 1505static void __devinit quirk_e100_interrupt(struct pci_dev *dev)
1506{
1507 u16 command;
1508 u32 bar;
1509 u8 __iomem *csr;
1510 u8 cmd_hi;
1511
1512 switch (dev->device) {
1513 /* PCI IDs taken from drivers/net/e100.c */
1514 case 0x1029:
1515 case 0x1030 ... 0x1034:
1516 case 0x1038 ... 0x103E:
1517 case 0x1050 ... 0x1057:
1518 case 0x1059:
1519 case 0x1064 ... 0x106B:
1520 case 0x1091 ... 0x1095:
1521 case 0x1209:
1522 case 0x1229:
1523 case 0x2449:
1524 case 0x2459:
1525 case 0x245D:
1526 case 0x27DC:
1527 break;
1528 default:
1529 return;
1530 }
1531
1532 /*
1533 * Some firmware hands off the e100 with interrupts enabled,
1534 * which can cause a flood of interrupts if packets are
1535 * received before the driver attaches to the device. So
1536 * disable all e100 interrupts here. The driver will
1537 * re-enable them when it's ready.
1538 */
1539 pci_read_config_word(dev, PCI_COMMAND, &command);
1540 pci_read_config_dword(dev, PCI_BASE_ADDRESS_0, &bar);
1541
1542 if (!(command & PCI_COMMAND_MEMORY) || !bar)
1543 return;
1544
1545 csr = ioremap(bar, 8);
1546 if (!csr) {
1547 printk(KERN_WARNING "PCI: Can't map %s e100 registers\n",
1548 pci_name(dev));
1549 return;
1550 }
1551
1552 cmd_hi = readb(csr + 3);
1553 if (cmd_hi == 0) {
1554 printk(KERN_WARNING "PCI: Firmware left %s e100 interrupts "
1555 "enabled, disabling\n", pci_name(dev));
1556 writeb(1, csr + 3);
1557 }
1558
1559 iounmap(csr);
1560}
1561DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_ANY_ID, quirk_e100_interrupt);
a5312e28
IK		 1562
1563static void __devinit fixup_rev1_53c810(struct pci_dev* dev)
1564{
1565 /* rev 1 ncr53c810 chips don't set the class at all which means
1566 * they don't get their resources remapped. Fix that here.
1567 */
1568
1569 if (dev->class == PCI_CLASS_NOT_DEFINED) {
1570 printk(KERN_INFO "NCR 53c810 rev 1 detected, setting PCI class.\n");
1571 dev->class = PCI_CLASS_STORAGE_SCSI;
1572 }
1573}
1574DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NCR, PCI_DEVICE_ID_NCR_53C810, fixup_rev1_53c810);
1575
1da177e4
LT		 1576static void pci_do_fixups(struct pci_dev *dev, struct pci_fixup *f, struct pci_fixup *end)
1577{
1578 while (f < end) {
1579 if ((f->vendor == dev->vendor || f->vendor == (u16) PCI_ANY_ID) &&
1580 (f->device == dev->device || f->device == (u16) PCI_ANY_ID)) {
1581 pr_debug("PCI: Calling quirk %p for %s\n", f->hook, pci_name(dev));
1582 f->hook(dev);
1583 }
1584 f++;
1585 }
1586}
1587
1588extern struct pci_fixup __start_pci_fixups_early[];
1589extern struct pci_fixup __end_pci_fixups_early[];
1590extern struct pci_fixup __start_pci_fixups_header[];
1591extern struct pci_fixup __end_pci_fixups_header[];
1592extern struct pci_fixup __start_pci_fixups_final[];
1593extern struct pci_fixup __end_pci_fixups_final[];
1594extern struct pci_fixup __start_pci_fixups_enable[];
1595extern struct pci_fixup __end_pci_fixups_enable[];
1597cacb
AC		 1596extern struct pci_fixup __start_pci_fixups_resume[];
1597extern struct pci_fixup __end_pci_fixups_resume[];
1da177e4
LT		 1598
1599
1600void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev)
1601{
1602 struct pci_fixup *start, *end;
1603
1604 switch(pass) {
1605 case pci_fixup_early:
1606 start = __start_pci_fixups_early;
1607 end = __end_pci_fixups_early;
1608 break;
1609
1610 case pci_fixup_header:
1611 start = __start_pci_fixups_header;
1612 end = __end_pci_fixups_header;
1613 break;
1614
1615 case pci_fixup_final:
1616 start = __start_pci_fixups_final;
1617 end = __end_pci_fixups_final;
1618 break;
1619
1620 case pci_fixup_enable:
1621 start = __start_pci_fixups_enable;
1622 end = __end_pci_fixups_enable;
1623 break;
1624
1597cacb
AC		 1625 case pci_fixup_resume:
1626 start = __start_pci_fixups_resume;
1627 end = __end_pci_fixups_resume;
1628 break;
1629
1da177e4
LT		 1630 default:
1631 /* stupid compiler warning, you would think with an enum... */
1632 return;
1633 }
1634 pci_do_fixups(dev, start, end);
1635}
1636
9d265124
DY		 1637/* Enable 1k I/O space granularity on the Intel P64H2 */
1638static void __devinit quirk_p64h2_1k_io(struct pci_dev *dev)
1639{
1640 u16 en1k;
1641 u8 io_base_lo, io_limit_lo;
1642 unsigned long base, limit;
1643 struct resource *res = dev->resource + PCI_BRIDGE_RESOURCES;
1644
1645 pci_read_config_word(dev, 0x40, &en1k);
1646
1647 if (en1k & 0x200) {
1648 printk(KERN_INFO "PCI: Enable I/O Space to 1 KB Granularity\n");
1649
1650 pci_read_config_byte(dev, PCI_IO_BASE, &io_base_lo);
1651 pci_read_config_byte(dev, PCI_IO_LIMIT, &io_limit_lo);
1652 base = (io_base_lo & (PCI_IO_RANGE_MASK | 0x0c)) << 8;
1653 limit = (io_limit_lo & (PCI_IO_RANGE_MASK | 0x0c)) << 8;
1654
1655 if (base <= limit) {
1656 res->start = base;
1657 res->end = limit + 0x3ff;
1658 }
1659 }
1660}
1661DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x1460, quirk_p64h2_1k_io);
1662
cf34a8e0
BG		 1663/* Under some circumstances, AER is not linked with extended capabilities.
1664 * Force it to be linked by setting the corresponding control bit in the
1665 * config space.
1666 */
1597cacb 1667static void quirk_nvidia_ck804_pcie_aer_ext_cap(struct pci_dev *dev)
cf34a8e0
BG		 1668{
1669 uint8_t b;
1670 if (pci_read_config_byte(dev, 0xf41, &b) == 0) {
1671 if (!(b & 0x20)) {
1672 pci_write_config_byte(dev, 0xf41, b | 0x20);
1673 printk(KERN_INFO
1674 "PCI: Linking AER extended capability on %s\n",
1675 pci_name(dev));
1676 }
1677 }
1678}
1679DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_CK804_PCIE,
1680 quirk_nvidia_ck804_pcie_aer_ext_cap);
1597cacb
AC		 1681DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_CK804_PCIE,
1682 quirk_nvidia_ck804_pcie_aer_ext_cap);
cf34a8e0 1683
3f79e107
BG		 1684#ifdef CONFIG_PCI_MSI
1685/* To disable MSI globally */
1686int pci_msi_quirk;
1687
1688/* The Serverworks PCI-X chipset does not support MSI. We cannot easily rely
1689 * on setting PCI_BUS_FLAGS_NO_MSI in its bus flags because there are actually
1690 * some other busses controlled by the chipset even if Linux is not aware of it.
1691 * Instead of setting the flag on all busses in the machine, simply disable MSI
1692 * globally.
1693 */
1694static void __init quirk_svw_msi(struct pci_dev *dev)
1695{
1696 pci_msi_quirk = 1;
1697 printk(KERN_WARNING "PCI: MSI quirk detected. pci_msi_quirk set.\n");
1698}
1699DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_GCNB_LE, quirk_svw_msi);
1700
1701/* Disable MSI on chipsets that are known to not support it */
1702static void __devinit quirk_disable_msi(struct pci_dev *dev)
1703{
1704 if (dev->subordinate) {
1705 printk(KERN_WARNING "PCI: MSI quirk detected. "
1706 "PCI_BUS_FLAGS_NO_MSI set for %s subordinate bus.\n",
1707 pci_name(dev));
1708 dev->subordinate->bus_flags |= PCI_BUS_FLAGS_NO_MSI;
1709 }
1710}
1711DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE, quirk_disable_msi);
6397c75c
BG		 1712
1713/* Go through the list of Hypertransport capabilities and
1714 * return 1 if a HT MSI capability is found and enabled */
1715static int __devinit msi_ht_cap_enabled(struct pci_dev *dev)
1716{
7a380507
ME		 1717 int pos, ttl = 48;
1718
1719 pos = pci_find_ht_capability(dev, HT_CAPTYPE_MSI_MAPPING);
1720 while (pos && ttl--) {
1721 u8 flags;
1722
1723 if (pci_read_config_byte(dev, pos + HT_MSI_FLAGS,
1724 &flags) == 0)
1725 {
1726 printk(KERN_INFO "PCI: Found %s HT MSI Mapping on %s\n",
1727 flags & HT_MSI_FLAGS_ENABLE ?
1728 "enabled" : "disabled", pci_name(dev));
1729 return (flags & HT_MSI_FLAGS_ENABLE) != 0;
6397c75c 1730 }
7a380507
ME		 1731
1732 pos = pci_find_next_ht_capability(dev, pos,
1733 HT_CAPTYPE_MSI_MAPPING);
6397c75c
BG		 1734 }
1735 return 0;
1736}
1737
1738/* Check the hypertransport MSI mapping to know whether MSI is enabled or not */
1739static void __devinit quirk_msi_ht_cap(struct pci_dev *dev)
1740{
1741 if (dev->subordinate && !msi_ht_cap_enabled(dev)) {
1742 printk(KERN_WARNING "PCI: MSI quirk detected. "
1743 "MSI disabled on chipset %s.\n",
1744 pci_name(dev));
1745 dev->subordinate->bus_flags |= PCI_BUS_FLAGS_NO_MSI;
1746 }
1747}
1748DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_HT2000_PCIE,
1749 quirk_msi_ht_cap);
1750
1751/* The nVidia CK804 chipset may have 2 HT MSI mappings.
1752 * MSI are supported if the MSI capability set in any of these mappings.
1753 */
1754static void __devinit quirk_nvidia_ck804_msi_ht_cap(struct pci_dev *dev)
1755{
1756 struct pci_dev *pdev;
1757
1758 if (!dev->subordinate)
1759 return;
1760
1761 /* check HT MSI cap on this chipset and the root one.
1762 * a single one having MSI is enough to be sure that MSI are supported.
1763 */
11f242f0 1764 pdev = pci_get_slot(dev->bus, 0);
9ac0ce85
JJ		 1765 if (!pdev)
1766 return;
0c875c28 1767 if (!msi_ht_cap_enabled(dev) && !msi_ht_cap_enabled(pdev)) {
6397c75c
BG		 1768 printk(KERN_WARNING "PCI: MSI quirk detected. "
1769 "MSI disabled on chipset %s.\n",
1770 pci_name(dev));
1771 dev->subordinate->bus_flags |= PCI_BUS_FLAGS_NO_MSI;
1772 }
11f242f0 1773 pci_dev_put(pdev);
6397c75c
BG		 1774}
1775DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_CK804_PCIE,
1776 quirk_nvidia_ck804_msi_ht_cap);
3f79e107
BG		 1777#endif /* CONFIG_PCI_MSI */
1778
1da177e4
LT		 1779EXPORT_SYMBOL(pcie_mch_quirk);
1780#ifdef CONFIG_HOTPLUG
1781EXPORT_SYMBOL(pci_fixup_device);
1782#endif
kernel source for telekom puls (alcatel/mediatek)