Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | ** | |
3 | ** PCI Lower Bus Adapter (LBA) manager | |
4 | ** | |
5 | ** (c) Copyright 1999,2000 Grant Grundler | |
6 | ** (c) Copyright 1999,2000 Hewlett-Packard Company | |
7 | ** | |
8 | ** This program is free software; you can redistribute it and/or modify | |
9 | ** it under the terms of the GNU General Public License as published by | |
10 | ** the Free Software Foundation; either version 2 of the License, or | |
11 | ** (at your option) any later version. | |
12 | ** | |
13 | ** | |
14 | ** This module primarily provides access to PCI bus (config/IOport | |
15 | ** spaces) on platforms with an SBA/LBA chipset. A/B/C/J/L/N-class | |
16 | ** with 4 digit model numbers - eg C3000 (and A400...sigh). | |
17 | ** | |
18 | ** LBA driver isn't as simple as the Dino driver because: | |
19 | ** (a) this chip has substantial bug fixes between revisions | |
20 | ** (Only one Dino bug has a software workaround :^( ) | |
21 | ** (b) has more options which we don't (yet) support (DMA hints, OLARD) | |
22 | ** (c) IRQ support lives in the I/O SAPIC driver (not with PCI driver) | |
23 | ** (d) play nicely with both PAT and "Legacy" PA-RISC firmware (PDC). | |
24 | ** (dino only deals with "Legacy" PDC) | |
25 | ** | |
26 | ** LBA driver passes the I/O SAPIC HPA to the I/O SAPIC driver. | |
27 | ** (I/O SAPIC is integratd in the LBA chip). | |
28 | ** | |
29 | ** FIXME: Add support to SBA and LBA drivers for DMA hint sets | |
30 | ** FIXME: Add support for PCI card hot-plug (OLARD). | |
31 | */ | |
32 | ||
33 | #include <linux/delay.h> | |
34 | #include <linux/types.h> | |
35 | #include <linux/kernel.h> | |
36 | #include <linux/spinlock.h> | |
0fe763c5 | 37 | #include <linux/init.h> /* for __init */ |
1da177e4 LT |
38 | #include <linux/pci.h> |
39 | #include <linux/ioport.h> | |
40 | #include <linux/slab.h> | |
1da177e4 LT |
41 | |
42 | #include <asm/byteorder.h> | |
43 | #include <asm/pdc.h> | |
44 | #include <asm/pdcpat.h> | |
45 | #include <asm/page.h> | |
1da177e4 | 46 | |
1790cf91 | 47 | #include <asm/ropes.h> |
1da177e4 LT |
48 | #include <asm/hardware.h> /* for register_parisc_driver() stuff */ |
49 | #include <asm/parisc-device.h> | |
1da177e4 LT |
50 | #include <asm/io.h> /* read/write stuff */ |
51 | ||
52 | #undef DEBUG_LBA /* general stuff */ | |
53 | #undef DEBUG_LBA_PORT /* debug I/O Port access */ | |
54 | #undef DEBUG_LBA_CFG /* debug Config Space Access (ie PCI Bus walk) */ | |
55 | #undef DEBUG_LBA_PAT /* debug PCI Resource Mgt code - PDC PAT only */ | |
56 | ||
57 | #undef FBB_SUPPORT /* Fast Back-Back xfers - NOT READY YET */ | |
58 | ||
59 | ||
60 | #ifdef DEBUG_LBA | |
61 | #define DBG(x...) printk(x) | |
62 | #else | |
63 | #define DBG(x...) | |
64 | #endif | |
65 | ||
66 | #ifdef DEBUG_LBA_PORT | |
67 | #define DBG_PORT(x...) printk(x) | |
68 | #else | |
69 | #define DBG_PORT(x...) | |
70 | #endif | |
71 | ||
72 | #ifdef DEBUG_LBA_CFG | |
73 | #define DBG_CFG(x...) printk(x) | |
74 | #else | |
75 | #define DBG_CFG(x...) | |
76 | #endif | |
77 | ||
78 | #ifdef DEBUG_LBA_PAT | |
79 | #define DBG_PAT(x...) printk(x) | |
80 | #else | |
81 | #define DBG_PAT(x...) | |
82 | #endif | |
83 | ||
84 | ||
85 | /* | |
86 | ** Config accessor functions only pass in the 8-bit bus number and not | |
87 | ** the 8-bit "PCI Segment" number. Each LBA will be assigned a PCI bus | |
88 | ** number based on what firmware wrote into the scratch register. | |
89 | ** | |
90 | ** The "secondary" bus number is set to this before calling | |
91 | ** pci_register_ops(). If any PPB's are present, the scan will | |
92 | ** discover them and update the "secondary" and "subordinate" | |
93 | ** fields in the pci_bus structure. | |
94 | ** | |
95 | ** Changes in the configuration *may* result in a different | |
96 | ** bus number for each LBA depending on what firmware does. | |
97 | */ | |
98 | ||
99 | #define MODULE_NAME "LBA" | |
100 | ||
1da177e4 LT |
101 | /* non-postable I/O port space, densely packed */ |
102 | #define LBA_PORT_BASE (PCI_F_EXTEND | 0xfee00000UL) | |
8039de10 | 103 | static void __iomem *astro_iop_base __read_mostly; |
1da177e4 | 104 | |
1da177e4 LT |
105 | static u32 lba_t32; |
106 | ||
107 | /* lba flags */ | |
108 | #define LBA_FLAG_SKIP_PROBE 0x10 | |
109 | ||
110 | #define LBA_SKIP_PROBE(d) ((d)->flags & LBA_FLAG_SKIP_PROBE) | |
111 | ||
112 | ||
113 | /* Looks nice and keeps the compiler happy */ | |
114 | #define LBA_DEV(d) ((struct lba_device *) (d)) | |
115 | ||
116 | ||
117 | /* | |
118 | ** Only allow 8 subsidiary busses per LBA | |
119 | ** Problem is the PCI bus numbering is globally shared. | |
120 | */ | |
121 | #define LBA_MAX_NUM_BUSES 8 | |
122 | ||
123 | /************************************ | |
124 | * LBA register read and write support | |
125 | * | |
126 | * BE WARNED: register writes are posted. | |
127 | * (ie follow writes which must reach HW with a read) | |
128 | */ | |
129 | #define READ_U8(addr) __raw_readb(addr) | |
130 | #define READ_U16(addr) __raw_readw(addr) | |
131 | #define READ_U32(addr) __raw_readl(addr) | |
132 | #define WRITE_U8(value, addr) __raw_writeb(value, addr) | |
133 | #define WRITE_U16(value, addr) __raw_writew(value, addr) | |
134 | #define WRITE_U32(value, addr) __raw_writel(value, addr) | |
135 | ||
136 | #define READ_REG8(addr) readb(addr) | |
137 | #define READ_REG16(addr) readw(addr) | |
138 | #define READ_REG32(addr) readl(addr) | |
139 | #define READ_REG64(addr) readq(addr) | |
140 | #define WRITE_REG8(value, addr) writeb(value, addr) | |
141 | #define WRITE_REG16(value, addr) writew(value, addr) | |
142 | #define WRITE_REG32(value, addr) writel(value, addr) | |
143 | ||
144 | ||
145 | #define LBA_CFG_TOK(bus,dfn) ((u32) ((bus)<<16 | (dfn)<<8)) | |
146 | #define LBA_CFG_BUS(tok) ((u8) ((tok)>>16)) | |
147 | #define LBA_CFG_DEV(tok) ((u8) ((tok)>>11) & 0x1f) | |
148 | #define LBA_CFG_FUNC(tok) ((u8) ((tok)>>8 ) & 0x7) | |
149 | ||
150 | ||
151 | /* | |
152 | ** Extract LBA (Rope) number from HPA | |
153 | ** REVISIT: 16 ropes for Stretch/Ike? | |
154 | */ | |
155 | #define ROPES_PER_IOC 8 | |
156 | #define LBA_NUM(x) ((((unsigned long) x) >> 13) & (ROPES_PER_IOC-1)) | |
157 | ||
158 | ||
159 | static void | |
160 | lba_dump_res(struct resource *r, int d) | |
161 | { | |
162 | int i; | |
163 | ||
164 | if (NULL == r) | |
165 | return; | |
166 | ||
167 | printk(KERN_DEBUG "(%p)", r->parent); | |
168 | for (i = d; i ; --i) printk(" "); | |
645d11d4 MW |
169 | printk(KERN_DEBUG "%p [%lx,%lx]/%lx\n", r, |
170 | (long)r->start, (long)r->end, r->flags); | |
1da177e4 LT |
171 | lba_dump_res(r->child, d+2); |
172 | lba_dump_res(r->sibling, d); | |
173 | } | |
174 | ||
175 | ||
176 | /* | |
177 | ** LBA rev 2.0, 2.1, 2.2, and 3.0 bus walks require a complex | |
178 | ** workaround for cfg cycles: | |
179 | ** -- preserve LBA state | |
180 | ** -- prevent any DMA from occurring | |
181 | ** -- turn on smart mode | |
182 | ** -- probe with config writes before doing config reads | |
183 | ** -- check ERROR_STATUS | |
184 | ** -- clear ERROR_STATUS | |
185 | ** -- restore LBA state | |
186 | ** | |
187 | ** The workaround is only used for device discovery. | |
188 | */ | |
189 | ||
190 | static int lba_device_present(u8 bus, u8 dfn, struct lba_device *d) | |
191 | { | |
b918c62e YL |
192 | u8 first_bus = d->hba.hba_bus->busn_res.start; |
193 | u8 last_sub_bus = d->hba.hba_bus->busn_res.end; | |
1da177e4 LT |
194 | |
195 | if ((bus < first_bus) || | |
196 | (bus > last_sub_bus) || | |
197 | ((bus - first_bus) >= LBA_MAX_NUM_BUSES)) { | |
198 | return 0; | |
199 | } | |
200 | ||
201 | return 1; | |
202 | } | |
203 | ||
204 | ||
205 | ||
206 | #define LBA_CFG_SETUP(d, tok) { \ | |
207 | /* Save contents of error config register. */ \ | |
208 | error_config = READ_REG32(d->hba.base_addr + LBA_ERROR_CONFIG); \ | |
209 | \ | |
210 | /* Save contents of status control register. */ \ | |
211 | status_control = READ_REG32(d->hba.base_addr + LBA_STAT_CTL); \ | |
212 | \ | |
213 | /* For LBA rev 2.0, 2.1, 2.2, and 3.0, we must disable DMA \ | |
214 | ** arbitration for full bus walks. \ | |
215 | */ \ | |
216 | /* Save contents of arb mask register. */ \ | |
217 | arb_mask = READ_REG32(d->hba.base_addr + LBA_ARB_MASK); \ | |
218 | \ | |
219 | /* \ | |
220 | * Turn off all device arbitration bits (i.e. everything \ | |
221 | * except arbitration enable bit). \ | |
222 | */ \ | |
223 | WRITE_REG32(0x1, d->hba.base_addr + LBA_ARB_MASK); \ | |
224 | \ | |
225 | /* \ | |
226 | * Set the smart mode bit so that master aborts don't cause \ | |
227 | * LBA to go into PCI fatal mode (required). \ | |
228 | */ \ | |
229 | WRITE_REG32(error_config | LBA_SMART_MODE, d->hba.base_addr + LBA_ERROR_CONFIG); \ | |
230 | } | |
231 | ||
232 | ||
233 | #define LBA_CFG_PROBE(d, tok) { \ | |
234 | /* \ | |
235 | * Setup Vendor ID write and read back the address register \ | |
236 | * to make sure that LBA is the bus master. \ | |
237 | */ \ | |
238 | WRITE_REG32(tok | PCI_VENDOR_ID, (d)->hba.base_addr + LBA_PCI_CFG_ADDR);\ | |
239 | /* \ | |
240 | * Read address register to ensure that LBA is the bus master, \ | |
241 | * which implies that DMA traffic has stopped when DMA arb is off. \ | |
242 | */ \ | |
243 | lba_t32 = READ_REG32((d)->hba.base_addr + LBA_PCI_CFG_ADDR); \ | |
244 | /* \ | |
245 | * Generate a cfg write cycle (will have no affect on \ | |
246 | * Vendor ID register since read-only). \ | |
247 | */ \ | |
248 | WRITE_REG32(~0, (d)->hba.base_addr + LBA_PCI_CFG_DATA); \ | |
249 | /* \ | |
250 | * Make sure write has completed before proceeding further, \ | |
251 | * i.e. before setting clear enable. \ | |
252 | */ \ | |
253 | lba_t32 = READ_REG32((d)->hba.base_addr + LBA_PCI_CFG_ADDR); \ | |
254 | } | |
255 | ||
256 | ||
257 | /* | |
258 | * HPREVISIT: | |
259 | * -- Can't tell if config cycle got the error. | |
260 | * | |
261 | * OV bit is broken until rev 4.0, so can't use OV bit and | |
262 | * LBA_ERROR_LOG_ADDR to tell if error belongs to config cycle. | |
263 | * | |
264 | * As of rev 4.0, no longer need the error check. | |
265 | * | |
266 | * -- Even if we could tell, we still want to return -1 | |
267 | * for **ANY** error (not just master abort). | |
268 | * | |
269 | * -- Only clear non-fatal errors (we don't want to bring | |
270 | * LBA out of pci-fatal mode). | |
271 | * | |
272 | * Actually, there is still a race in which | |
273 | * we could be clearing a fatal error. We will | |
274 | * live with this during our initial bus walk | |
275 | * until rev 4.0 (no driver activity during | |
276 | * initial bus walk). The initial bus walk | |
277 | * has race conditions concerning the use of | |
278 | * smart mode as well. | |
279 | */ | |
280 | ||
281 | #define LBA_MASTER_ABORT_ERROR 0xc | |
282 | #define LBA_FATAL_ERROR 0x10 | |
283 | ||
284 | #define LBA_CFG_MASTER_ABORT_CHECK(d, base, tok, error) { \ | |
285 | u32 error_status = 0; \ | |
286 | /* \ | |
287 | * Set clear enable (CE) bit. Unset by HW when new \ | |
288 | * errors are logged -- LBA HW ERS section 14.3.3). \ | |
289 | */ \ | |
290 | WRITE_REG32(status_control | CLEAR_ERRLOG_ENABLE, base + LBA_STAT_CTL); \ | |
291 | error_status = READ_REG32(base + LBA_ERROR_STATUS); \ | |
292 | if ((error_status & 0x1f) != 0) { \ | |
293 | /* \ | |
294 | * Fail the config read request. \ | |
295 | */ \ | |
296 | error = 1; \ | |
297 | if ((error_status & LBA_FATAL_ERROR) == 0) { \ | |
298 | /* \ | |
299 | * Clear error status (if fatal bit not set) by setting \ | |
300 | * clear error log bit (CL). \ | |
301 | */ \ | |
302 | WRITE_REG32(status_control | CLEAR_ERRLOG, base + LBA_STAT_CTL); \ | |
303 | } \ | |
304 | } \ | |
305 | } | |
306 | ||
307 | #define LBA_CFG_TR4_ADDR_SETUP(d, addr) \ | |
308 | WRITE_REG32(((addr) & ~3), (d)->hba.base_addr + LBA_PCI_CFG_ADDR); | |
309 | ||
310 | #define LBA_CFG_ADDR_SETUP(d, addr) { \ | |
311 | WRITE_REG32(((addr) & ~3), (d)->hba.base_addr + LBA_PCI_CFG_ADDR); \ | |
312 | /* \ | |
313 | * Read address register to ensure that LBA is the bus master, \ | |
314 | * which implies that DMA traffic has stopped when DMA arb is off. \ | |
315 | */ \ | |
316 | lba_t32 = READ_REG32((d)->hba.base_addr + LBA_PCI_CFG_ADDR); \ | |
317 | } | |
318 | ||
319 | ||
320 | #define LBA_CFG_RESTORE(d, base) { \ | |
321 | /* \ | |
322 | * Restore status control register (turn off clear enable). \ | |
323 | */ \ | |
324 | WRITE_REG32(status_control, base + LBA_STAT_CTL); \ | |
325 | /* \ | |
326 | * Restore error config register (turn off smart mode). \ | |
327 | */ \ | |
328 | WRITE_REG32(error_config, base + LBA_ERROR_CONFIG); \ | |
329 | /* \ | |
330 | * Restore arb mask register (reenables DMA arbitration). \ | |
331 | */ \ | |
332 | WRITE_REG32(arb_mask, base + LBA_ARB_MASK); \ | |
333 | } | |
334 | ||
335 | ||
336 | ||
337 | static unsigned int | |
338 | lba_rd_cfg(struct lba_device *d, u32 tok, u8 reg, u32 size) | |
339 | { | |
340 | u32 data = ~0U; | |
341 | int error = 0; | |
342 | u32 arb_mask = 0; /* used by LBA_CFG_SETUP/RESTORE */ | |
343 | u32 error_config = 0; /* used by LBA_CFG_SETUP/RESTORE */ | |
344 | u32 status_control = 0; /* used by LBA_CFG_SETUP/RESTORE */ | |
345 | ||
346 | LBA_CFG_SETUP(d, tok); | |
347 | LBA_CFG_PROBE(d, tok); | |
348 | LBA_CFG_MASTER_ABORT_CHECK(d, d->hba.base_addr, tok, error); | |
349 | if (!error) { | |
350 | void __iomem *data_reg = d->hba.base_addr + LBA_PCI_CFG_DATA; | |
351 | ||
352 | LBA_CFG_ADDR_SETUP(d, tok | reg); | |
353 | switch (size) { | |
354 | case 1: data = (u32) READ_REG8(data_reg + (reg & 3)); break; | |
355 | case 2: data = (u32) READ_REG16(data_reg+ (reg & 2)); break; | |
356 | case 4: data = READ_REG32(data_reg); break; | |
357 | } | |
358 | } | |
359 | LBA_CFG_RESTORE(d, d->hba.base_addr); | |
360 | return(data); | |
361 | } | |
362 | ||
363 | ||
364 | static int elroy_cfg_read(struct pci_bus *bus, unsigned int devfn, int pos, int size, u32 *data) | |
365 | { | |
366 | struct lba_device *d = LBA_DEV(parisc_walk_tree(bus->bridge)); | |
b918c62e | 367 | u32 local_bus = (bus->parent == NULL) ? 0 : bus->busn_res.start; |
1da177e4 LT |
368 | u32 tok = LBA_CFG_TOK(local_bus, devfn); |
369 | void __iomem *data_reg = d->hba.base_addr + LBA_PCI_CFG_DATA; | |
370 | ||
371 | if ((pos > 255) || (devfn > 255)) | |
372 | return -EINVAL; | |
373 | ||
374 | /* FIXME: B2K/C3600 workaround is always use old method... */ | |
375 | /* if (!LBA_SKIP_PROBE(d)) */ { | |
376 | /* original - Generate config cycle on broken elroy | |
377 | with risk we will miss PCI bus errors. */ | |
378 | *data = lba_rd_cfg(d, tok, pos, size); | |
a8043ecb | 379 | DBG_CFG("%s(%x+%2x) -> 0x%x (a)\n", __func__, tok, pos, *data); |
1da177e4 LT |
380 | return 0; |
381 | } | |
382 | ||
b918c62e | 383 | if (LBA_SKIP_PROBE(d) && !lba_device_present(bus->busn_res.start, devfn, d)) { |
a8043ecb | 384 | DBG_CFG("%s(%x+%2x) -> -1 (b)\n", __func__, tok, pos); |
1da177e4 LT |
385 | /* either don't want to look or know device isn't present. */ |
386 | *data = ~0U; | |
387 | return(0); | |
388 | } | |
389 | ||
390 | /* Basic Algorithm | |
391 | ** Should only get here on fully working LBA rev. | |
392 | ** This is how simple the code should have been. | |
393 | */ | |
394 | LBA_CFG_ADDR_SETUP(d, tok | pos); | |
395 | switch(size) { | |
396 | case 1: *data = READ_REG8 (data_reg + (pos & 3)); break; | |
397 | case 2: *data = READ_REG16(data_reg + (pos & 2)); break; | |
398 | case 4: *data = READ_REG32(data_reg); break; | |
399 | } | |
a8043ecb | 400 | DBG_CFG("%s(%x+%2x) -> 0x%x (c)\n", __func__, tok, pos, *data); |
1da177e4 LT |
401 | return 0; |
402 | } | |
403 | ||
404 | ||
405 | static void | |
406 | lba_wr_cfg(struct lba_device *d, u32 tok, u8 reg, u32 data, u32 size) | |
407 | { | |
408 | int error = 0; | |
409 | u32 arb_mask = 0; | |
410 | u32 error_config = 0; | |
411 | u32 status_control = 0; | |
412 | void __iomem *data_reg = d->hba.base_addr + LBA_PCI_CFG_DATA; | |
413 | ||
414 | LBA_CFG_SETUP(d, tok); | |
415 | LBA_CFG_ADDR_SETUP(d, tok | reg); | |
416 | switch (size) { | |
417 | case 1: WRITE_REG8 (data, data_reg + (reg & 3)); break; | |
418 | case 2: WRITE_REG16(data, data_reg + (reg & 2)); break; | |
419 | case 4: WRITE_REG32(data, data_reg); break; | |
420 | } | |
421 | LBA_CFG_MASTER_ABORT_CHECK(d, d->hba.base_addr, tok, error); | |
422 | LBA_CFG_RESTORE(d, d->hba.base_addr); | |
423 | } | |
424 | ||
425 | ||
426 | /* | |
427 | * LBA 4.0 config write code implements non-postable semantics | |
428 | * by doing a read of CONFIG ADDR after the write. | |
429 | */ | |
430 | ||
431 | static int elroy_cfg_write(struct pci_bus *bus, unsigned int devfn, int pos, int size, u32 data) | |
432 | { | |
433 | struct lba_device *d = LBA_DEV(parisc_walk_tree(bus->bridge)); | |
b918c62e | 434 | u32 local_bus = (bus->parent == NULL) ? 0 : bus->busn_res.start; |
1da177e4 LT |
435 | u32 tok = LBA_CFG_TOK(local_bus,devfn); |
436 | ||
437 | if ((pos > 255) || (devfn > 255)) | |
438 | return -EINVAL; | |
439 | ||
440 | if (!LBA_SKIP_PROBE(d)) { | |
441 | /* Original Workaround */ | |
442 | lba_wr_cfg(d, tok, pos, (u32) data, size); | |
a8043ecb | 443 | DBG_CFG("%s(%x+%2x) = 0x%x (a)\n", __func__, tok, pos,data); |
1da177e4 LT |
444 | return 0; |
445 | } | |
446 | ||
b918c62e | 447 | if (LBA_SKIP_PROBE(d) && (!lba_device_present(bus->busn_res.start, devfn, d))) { |
a8043ecb | 448 | DBG_CFG("%s(%x+%2x) = 0x%x (b)\n", __func__, tok, pos,data); |
1da177e4 LT |
449 | return 1; /* New Workaround */ |
450 | } | |
451 | ||
a8043ecb | 452 | DBG_CFG("%s(%x+%2x) = 0x%x (c)\n", __func__, tok, pos, data); |
1da177e4 LT |
453 | |
454 | /* Basic Algorithm */ | |
455 | LBA_CFG_ADDR_SETUP(d, tok | pos); | |
456 | switch(size) { | |
457 | case 1: WRITE_REG8 (data, d->hba.base_addr + LBA_PCI_CFG_DATA + (pos & 3)); | |
458 | break; | |
459 | case 2: WRITE_REG16(data, d->hba.base_addr + LBA_PCI_CFG_DATA + (pos & 2)); | |
460 | break; | |
461 | case 4: WRITE_REG32(data, d->hba.base_addr + LBA_PCI_CFG_DATA); | |
462 | break; | |
463 | } | |
464 | /* flush posted write */ | |
465 | lba_t32 = READ_REG32(d->hba.base_addr + LBA_PCI_CFG_ADDR); | |
466 | return 0; | |
467 | } | |
468 | ||
469 | ||
470 | static struct pci_ops elroy_cfg_ops = { | |
471 | .read = elroy_cfg_read, | |
472 | .write = elroy_cfg_write, | |
473 | }; | |
474 | ||
475 | /* | |
476 | * The mercury_cfg_ops are slightly misnamed; they're also used for Elroy | |
477 | * TR4.0 as no additional bugs were found in this areea between Elroy and | |
478 | * Mercury | |
479 | */ | |
480 | ||
481 | static int mercury_cfg_read(struct pci_bus *bus, unsigned int devfn, int pos, int size, u32 *data) | |
482 | { | |
483 | struct lba_device *d = LBA_DEV(parisc_walk_tree(bus->bridge)); | |
b918c62e | 484 | u32 local_bus = (bus->parent == NULL) ? 0 : bus->busn_res.start; |
1da177e4 LT |
485 | u32 tok = LBA_CFG_TOK(local_bus, devfn); |
486 | void __iomem *data_reg = d->hba.base_addr + LBA_PCI_CFG_DATA; | |
487 | ||
488 | if ((pos > 255) || (devfn > 255)) | |
489 | return -EINVAL; | |
490 | ||
491 | LBA_CFG_TR4_ADDR_SETUP(d, tok | pos); | |
492 | switch(size) { | |
493 | case 1: | |
494 | *data = READ_REG8(data_reg + (pos & 3)); | |
495 | break; | |
496 | case 2: | |
497 | *data = READ_REG16(data_reg + (pos & 2)); | |
498 | break; | |
499 | case 4: | |
500 | *data = READ_REG32(data_reg); break; | |
501 | break; | |
502 | } | |
503 | ||
504 | DBG_CFG("mercury_cfg_read(%x+%2x) -> 0x%x\n", tok, pos, *data); | |
505 | return 0; | |
506 | } | |
507 | ||
508 | /* | |
509 | * LBA 4.0 config write code implements non-postable semantics | |
510 | * by doing a read of CONFIG ADDR after the write. | |
511 | */ | |
512 | ||
513 | static int mercury_cfg_write(struct pci_bus *bus, unsigned int devfn, int pos, int size, u32 data) | |
514 | { | |
515 | struct lba_device *d = LBA_DEV(parisc_walk_tree(bus->bridge)); | |
516 | void __iomem *data_reg = d->hba.base_addr + LBA_PCI_CFG_DATA; | |
b918c62e | 517 | u32 local_bus = (bus->parent == NULL) ? 0 : bus->busn_res.start; |
1da177e4 LT |
518 | u32 tok = LBA_CFG_TOK(local_bus,devfn); |
519 | ||
520 | if ((pos > 255) || (devfn > 255)) | |
521 | return -EINVAL; | |
522 | ||
a8043ecb | 523 | DBG_CFG("%s(%x+%2x) <- 0x%x (c)\n", __func__, tok, pos, data); |
1da177e4 LT |
524 | |
525 | LBA_CFG_TR4_ADDR_SETUP(d, tok | pos); | |
526 | switch(size) { | |
527 | case 1: | |
528 | WRITE_REG8 (data, data_reg + (pos & 3)); | |
529 | break; | |
530 | case 2: | |
531 | WRITE_REG16(data, data_reg + (pos & 2)); | |
532 | break; | |
533 | case 4: | |
534 | WRITE_REG32(data, data_reg); | |
535 | break; | |
536 | } | |
537 | ||
538 | /* flush posted write */ | |
539 | lba_t32 = READ_U32(d->hba.base_addr + LBA_PCI_CFG_ADDR); | |
540 | return 0; | |
541 | } | |
542 | ||
543 | static struct pci_ops mercury_cfg_ops = { | |
544 | .read = mercury_cfg_read, | |
545 | .write = mercury_cfg_write, | |
546 | }; | |
547 | ||
548 | ||
549 | static void | |
550 | lba_bios_init(void) | |
551 | { | |
552 | DBG(MODULE_NAME ": lba_bios_init\n"); | |
553 | } | |
554 | ||
555 | ||
556 | #ifdef CONFIG_64BIT | |
557 | ||
6ca45a24 GG |
558 | /* |
559 | * truncate_pat_collision: Deal with overlaps or outright collisions | |
560 | * between PAT PDC reported ranges. | |
561 | * | |
562 | * Broken PA8800 firmware will report lmmio range that | |
563 | * overlaps with CPU HPA. Just truncate the lmmio range. | |
564 | * | |
565 | * BEWARE: conflicts with this lmmio range may be an | |
566 | * elmmio range which is pointing down another rope. | |
567 | * | |
568 | * FIXME: only deals with one collision per range...theoretically we | |
569 | * could have several. Supporting more than one collision will get messy. | |
570 | */ | |
571 | static unsigned long | |
572 | truncate_pat_collision(struct resource *root, struct resource *new) | |
573 | { | |
574 | unsigned long start = new->start; | |
575 | unsigned long end = new->end; | |
576 | struct resource *tmp = root->child; | |
577 | ||
578 | if (end <= start || start < root->start || !tmp) | |
579 | return 0; | |
580 | ||
581 | /* find first overlap */ | |
582 | while (tmp && tmp->end < start) | |
583 | tmp = tmp->sibling; | |
584 | ||
585 | /* no entries overlap */ | |
586 | if (!tmp) return 0; | |
587 | ||
588 | /* found one that starts behind the new one | |
589 | ** Don't need to do anything. | |
590 | */ | |
591 | if (tmp->start >= end) return 0; | |
592 | ||
593 | if (tmp->start <= start) { | |
594 | /* "front" of new one overlaps */ | |
595 | new->start = tmp->end + 1; | |
596 | ||
597 | if (tmp->end >= end) { | |
598 | /* AACCKK! totally overlaps! drop this range. */ | |
599 | return 1; | |
600 | } | |
601 | } | |
602 | ||
603 | if (tmp->end < end ) { | |
604 | /* "end" of new one overlaps */ | |
605 | new->end = tmp->start - 1; | |
606 | } | |
607 | ||
608 | printk(KERN_WARNING "LBA: Truncating lmmio_space [%lx/%lx] " | |
609 | "to [%lx,%lx]\n", | |
610 | start, end, | |
645d11d4 | 611 | (long)new->start, (long)new->end ); |
6ca45a24 GG |
612 | |
613 | return 0; /* truncation successful */ | |
614 | } | |
615 | ||
286f3bf4 HD |
616 | /* |
617 | * extend_lmmio_len: extend lmmio range to maximum length | |
618 | * | |
619 | * This is needed at least on C8000 systems to get the ATI FireGL card | |
620 | * working. On other systems we will currently not extend the lmmio space. | |
621 | */ | |
622 | static unsigned long | |
623 | extend_lmmio_len(unsigned long start, unsigned long end, unsigned long lba_len) | |
624 | { | |
625 | struct resource *tmp; | |
626 | ||
627 | pr_debug("LMMIO mismatch: PAT length = 0x%lx, MASK register = 0x%lx\n", | |
628 | end - start, lba_len); | |
629 | ||
630 | lba_len = min(lba_len+1, 256UL*1024*1024); /* limit to 256 MB */ | |
631 | ||
632 | pr_debug("LBA: lmmio_space [0x%lx-0x%lx] - original\n", start, end); | |
633 | ||
634 | if (boot_cpu_data.cpu_type < mako) { | |
635 | pr_info("LBA: Not a C8000 system - not extending LMMIO range.\n"); | |
636 | return end; | |
637 | } | |
638 | ||
639 | end += lba_len; | |
640 | if (end < start) /* fix overflow */ | |
641 | end = -1ULL; | |
642 | ||
643 | pr_debug("LBA: lmmio_space [0x%lx-0x%lx] - current\n", start, end); | |
644 | ||
645 | /* first overlap */ | |
646 | for (tmp = iomem_resource.child; tmp; tmp = tmp->sibling) { | |
647 | pr_debug("LBA: testing %pR\n", tmp); | |
648 | if (tmp->start == start) | |
649 | continue; /* ignore ourself */ | |
650 | if (tmp->end < start) | |
651 | continue; | |
652 | if (tmp->start > end) | |
653 | continue; | |
654 | if (end >= tmp->start) | |
655 | end = tmp->start - 1; | |
656 | } | |
657 | ||
658 | pr_info("LBA: lmmio_space [0x%lx-0x%lx] - new\n", start, end); | |
659 | ||
660 | /* return new end */ | |
661 | return end; | |
662 | } | |
663 | ||
1da177e4 | 664 | #else |
6ca45a24 | 665 | #define truncate_pat_collision(r,n) (0) |
1da177e4 LT |
666 | #endif |
667 | ||
1da177e4 LT |
668 | /* |
669 | ** The algorithm is generic code. | |
670 | ** But it needs to access local data structures to get the IRQ base. | |
671 | ** Could make this a "pci_fixup_irq(bus, region)" but not sure | |
672 | ** it's worth it. | |
673 | ** | |
674 | ** Called by do_pci_scan_bus() immediately after each PCI bus is walked. | |
675 | ** Resources aren't allocated until recursive buswalk below HBA is completed. | |
676 | */ | |
677 | static void | |
678 | lba_fixup_bus(struct pci_bus *bus) | |
679 | { | |
f5725f4d | 680 | struct pci_dev *dev; |
1da177e4 LT |
681 | #ifdef FBB_SUPPORT |
682 | u16 status; | |
683 | #endif | |
684 | struct lba_device *ldev = LBA_DEV(parisc_walk_tree(bus->bridge)); | |
1da177e4 LT |
685 | |
686 | DBG("lba_fixup_bus(0x%p) bus %d platform_data 0x%p\n", | |
b918c62e | 687 | bus, (int)bus->busn_res.start, bus->bridge->platform_data); |
1da177e4 LT |
688 | |
689 | /* | |
690 | ** Properly Setup MMIO resources for this bus. | |
691 | ** pci_alloc_primary_bus() mangles this. | |
692 | */ | |
9785d646 | 693 | if (bus->parent) { |
9611f61e | 694 | int i; |
1da177e4 LT |
695 | /* PCI-PCI Bridge */ |
696 | pci_read_bridge_bases(bus); | |
9611f61e MW |
697 | for (i = PCI_BRIDGE_RESOURCES; i < PCI_NUM_RESOURCES; i++) { |
698 | pci_claim_resource(bus->self, i); | |
699 | } | |
1da177e4 LT |
700 | } else { |
701 | /* Host-PCI Bridge */ | |
dc7dce28 | 702 | int err; |
1da177e4 LT |
703 | |
704 | DBG("lba_fixup_bus() %s [%lx/%lx]/%lx\n", | |
705 | ldev->hba.io_space.name, | |
706 | ldev->hba.io_space.start, ldev->hba.io_space.end, | |
707 | ldev->hba.io_space.flags); | |
708 | DBG("lba_fixup_bus() %s [%lx/%lx]/%lx\n", | |
709 | ldev->hba.lmmio_space.name, | |
710 | ldev->hba.lmmio_space.start, ldev->hba.lmmio_space.end, | |
711 | ldev->hba.lmmio_space.flags); | |
712 | ||
713 | err = request_resource(&ioport_resource, &(ldev->hba.io_space)); | |
714 | if (err < 0) { | |
715 | lba_dump_res(&ioport_resource, 2); | |
716 | BUG(); | |
717 | } | |
718 | ||
b204a4d2 | 719 | if (ldev->hba.elmmio_space.flags) { |
1da177e4 LT |
720 | err = request_resource(&iomem_resource, |
721 | &(ldev->hba.elmmio_space)); | |
722 | if (err < 0) { | |
723 | ||
724 | printk("FAILED: lba_fixup_bus() request for " | |
725 | "elmmio_space [%lx/%lx]\n", | |
645d11d4 MW |
726 | (long)ldev->hba.elmmio_space.start, |
727 | (long)ldev->hba.elmmio_space.end); | |
1da177e4 LT |
728 | |
729 | /* lba_dump_res(&iomem_resource, 2); */ | |
730 | /* BUG(); */ | |
dc7dce28 | 731 | } |
1da177e4 LT |
732 | } |
733 | ||
f4d9ea9a | 734 | if (ldev->hba.lmmio_space.flags) { |
6ca45a24 GG |
735 | err = request_resource(&iomem_resource, &(ldev->hba.lmmio_space)); |
736 | if (err < 0) { | |
737 | printk(KERN_ERR "FAILED: lba_fixup_bus() request for " | |
1da177e4 | 738 | "lmmio_space [%lx/%lx]\n", |
645d11d4 MW |
739 | (long)ldev->hba.lmmio_space.start, |
740 | (long)ldev->hba.lmmio_space.end); | |
dc7dce28 | 741 | } |
1da177e4 LT |
742 | } |
743 | ||
744 | #ifdef CONFIG_64BIT | |
745 | /* GMMIO is distributed range. Every LBA/Rope gets part it. */ | |
746 | if (ldev->hba.gmmio_space.flags) { | |
747 | err = request_resource(&iomem_resource, &(ldev->hba.gmmio_space)); | |
748 | if (err < 0) { | |
749 | printk("FAILED: lba_fixup_bus() request for " | |
750 | "gmmio_space [%lx/%lx]\n", | |
645d11d4 MW |
751 | (long)ldev->hba.gmmio_space.start, |
752 | (long)ldev->hba.gmmio_space.end); | |
1da177e4 LT |
753 | lba_dump_res(&iomem_resource, 2); |
754 | BUG(); | |
755 | } | |
756 | } | |
757 | #endif | |
758 | ||
1da177e4 LT |
759 | } |
760 | ||
0b79ca2a | 761 | list_for_each_entry(dev, &bus->devices, bus_list) { |
1da177e4 | 762 | int i; |
1da177e4 LT |
763 | |
764 | DBG("lba_fixup_bus() %s\n", pci_name(dev)); | |
765 | ||
766 | /* Virtualize Device/Bridge Resources. */ | |
767 | for (i = 0; i < PCI_BRIDGE_RESOURCES; i++) { | |
768 | struct resource *res = &dev->resource[i]; | |
769 | ||
770 | /* If resource not allocated - skip it */ | |
771 | if (!res->start) | |
772 | continue; | |
773 | ||
84f4506c KM |
774 | /* |
775 | ** FIXME: this will result in whinging for devices | |
776 | ** that share expansion ROMs (think quad tulip), but | |
777 | ** isn't harmful. | |
778 | */ | |
779 | pci_claim_resource(dev, i); | |
1da177e4 LT |
780 | } |
781 | ||
782 | #ifdef FBB_SUPPORT | |
783 | /* | |
784 | ** If one device does not support FBB transfers, | |
785 | ** No one on the bus can be allowed to use them. | |
786 | */ | |
787 | (void) pci_read_config_word(dev, PCI_STATUS, &status); | |
788 | bus->bridge_ctl &= ~(status & PCI_STATUS_FAST_BACK); | |
789 | #endif | |
790 | ||
1da177e4 LT |
791 | /* |
792 | ** P2PB's have no IRQs. ignore them. | |
793 | */ | |
794 | if ((dev->class >> 8) == PCI_CLASS_BRIDGE_PCI) | |
795 | continue; | |
796 | ||
797 | /* Adjust INTERRUPT_LINE for this dev */ | |
798 | iosapic_fixup_irq(ldev->iosapic_obj, dev); | |
799 | } | |
800 | ||
801 | #ifdef FBB_SUPPORT | |
802 | /* FIXME/REVISIT - finish figuring out to set FBB on both | |
803 | ** pci_setup_bridge() clobbers PCI_BRIDGE_CONTROL. | |
804 | ** Can't fixup here anyway....garr... | |
805 | */ | |
806 | if (fbb_enable) { | |
9785d646 | 807 | if (bus->parent) { |
1da177e4 LT |
808 | u8 control; |
809 | /* enable on PPB */ | |
810 | (void) pci_read_config_byte(bus->self, PCI_BRIDGE_CONTROL, &control); | |
811 | (void) pci_write_config_byte(bus->self, PCI_BRIDGE_CONTROL, control | PCI_STATUS_FAST_BACK); | |
812 | ||
813 | } else { | |
814 | /* enable on LBA */ | |
815 | } | |
816 | fbb_enable = PCI_COMMAND_FAST_BACK; | |
817 | } | |
818 | ||
819 | /* Lastly enable FBB/PERR/SERR on all devices too */ | |
0b79ca2a | 820 | list_for_each_entry(dev, &bus->devices, bus_list) { |
1da177e4 LT |
821 | (void) pci_read_config_word(dev, PCI_COMMAND, &status); |
822 | status |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR | fbb_enable; | |
823 | (void) pci_write_config_word(dev, PCI_COMMAND, status); | |
824 | } | |
825 | #endif | |
826 | } | |
827 | ||
828 | ||
df8e5bc6 | 829 | static struct pci_bios_ops lba_bios_ops = { |
1da177e4 LT |
830 | .init = lba_bios_init, |
831 | .fixup_bus = lba_fixup_bus, | |
832 | }; | |
833 | ||
834 | ||
835 | ||
836 | ||
837 | /******************************************************* | |
838 | ** | |
839 | ** LBA Sprockets "I/O Port" Space Accessor Functions | |
840 | ** | |
841 | ** This set of accessor functions is intended for use with | |
842 | ** "legacy firmware" (ie Sprockets on Allegro/Forte boxes). | |
843 | ** | |
844 | ** Many PCI devices don't require use of I/O port space (eg Tulip, | |
845 | ** NCR720) since they export the same registers to both MMIO and | |
846 | ** I/O port space. In general I/O port space is slower than | |
847 | ** MMIO since drivers are designed so PIO writes can be posted. | |
848 | ** | |
849 | ********************************************************/ | |
850 | ||
851 | #define LBA_PORT_IN(size, mask) \ | |
852 | static u##size lba_astro_in##size (struct pci_hba_data *d, u16 addr) \ | |
853 | { \ | |
854 | u##size t; \ | |
855 | t = READ_REG##size(astro_iop_base + addr); \ | |
856 | DBG_PORT(" 0x%x\n", t); \ | |
857 | return (t); \ | |
858 | } | |
859 | ||
860 | LBA_PORT_IN( 8, 3) | |
861 | LBA_PORT_IN(16, 2) | |
862 | LBA_PORT_IN(32, 0) | |
863 | ||
864 | ||
865 | ||
866 | /* | |
867 | ** BUG X4107: Ordering broken - DMA RD return can bypass PIO WR | |
868 | ** | |
869 | ** Fixed in Elroy 2.2. The READ_U32(..., LBA_FUNC_ID) below is | |
870 | ** guarantee non-postable completion semantics - not avoid X4107. | |
871 | ** The READ_U32 only guarantees the write data gets to elroy but | |
872 | ** out to the PCI bus. We can't read stuff from I/O port space | |
873 | ** since we don't know what has side-effects. Attempting to read | |
874 | ** from configuration space would be suicidal given the number of | |
875 | ** bugs in that elroy functionality. | |
876 | ** | |
877 | ** Description: | |
878 | ** DMA read results can improperly pass PIO writes (X4107). The | |
879 | ** result of this bug is that if a processor modifies a location in | |
880 | ** memory after having issued PIO writes, the PIO writes are not | |
881 | ** guaranteed to be completed before a PCI device is allowed to see | |
882 | ** the modified data in a DMA read. | |
883 | ** | |
884 | ** Note that IKE bug X3719 in TR1 IKEs will result in the same | |
885 | ** symptom. | |
886 | ** | |
887 | ** Workaround: | |
888 | ** The workaround for this bug is to always follow a PIO write with | |
889 | ** a PIO read to the same bus before starting DMA on that PCI bus. | |
890 | ** | |
891 | */ | |
892 | #define LBA_PORT_OUT(size, mask) \ | |
893 | static void lba_astro_out##size (struct pci_hba_data *d, u16 addr, u##size val) \ | |
894 | { \ | |
a8043ecb | 895 | DBG_PORT("%s(0x%p, 0x%x, 0x%x)\n", __func__, d, addr, val); \ |
1da177e4 LT |
896 | WRITE_REG##size(val, astro_iop_base + addr); \ |
897 | if (LBA_DEV(d)->hw_rev < 3) \ | |
898 | lba_t32 = READ_U32(d->base_addr + LBA_FUNC_ID); \ | |
899 | } | |
900 | ||
901 | LBA_PORT_OUT( 8, 3) | |
902 | LBA_PORT_OUT(16, 2) | |
903 | LBA_PORT_OUT(32, 0) | |
904 | ||
905 | ||
906 | static struct pci_port_ops lba_astro_port_ops = { | |
907 | .inb = lba_astro_in8, | |
908 | .inw = lba_astro_in16, | |
909 | .inl = lba_astro_in32, | |
910 | .outb = lba_astro_out8, | |
911 | .outw = lba_astro_out16, | |
912 | .outl = lba_astro_out32 | |
913 | }; | |
914 | ||
915 | ||
916 | #ifdef CONFIG_64BIT | |
917 | #define PIOP_TO_GMMIO(lba, addr) \ | |
918 | ((lba)->iop_base + (((addr)&0xFFFC)<<10) + ((addr)&3)) | |
919 | ||
920 | /******************************************************* | |
921 | ** | |
922 | ** LBA PAT "I/O Port" Space Accessor Functions | |
923 | ** | |
924 | ** This set of accessor functions is intended for use with | |
925 | ** "PAT PDC" firmware (ie Prelude/Rhapsody/Piranha boxes). | |
926 | ** | |
927 | ** This uses the PIOP space located in the first 64MB of GMMIO. | |
928 | ** Each rope gets a full 64*KB* (ie 4 bytes per page) this way. | |
929 | ** bits 1:0 stay the same. bits 15:2 become 25:12. | |
930 | ** Then add the base and we can generate an I/O Port cycle. | |
931 | ********************************************************/ | |
932 | #undef LBA_PORT_IN | |
933 | #define LBA_PORT_IN(size, mask) \ | |
934 | static u##size lba_pat_in##size (struct pci_hba_data *l, u16 addr) \ | |
935 | { \ | |
936 | u##size t; \ | |
a8043ecb | 937 | DBG_PORT("%s(0x%p, 0x%x) ->", __func__, l, addr); \ |
1da177e4 LT |
938 | t = READ_REG##size(PIOP_TO_GMMIO(LBA_DEV(l), addr)); \ |
939 | DBG_PORT(" 0x%x\n", t); \ | |
940 | return (t); \ | |
941 | } | |
942 | ||
943 | LBA_PORT_IN( 8, 3) | |
944 | LBA_PORT_IN(16, 2) | |
945 | LBA_PORT_IN(32, 0) | |
946 | ||
947 | ||
948 | #undef LBA_PORT_OUT | |
949 | #define LBA_PORT_OUT(size, mask) \ | |
950 | static void lba_pat_out##size (struct pci_hba_data *l, u16 addr, u##size val) \ | |
951 | { \ | |
c2c4798e | 952 | void __iomem *where = PIOP_TO_GMMIO(LBA_DEV(l), addr); \ |
a8043ecb | 953 | DBG_PORT("%s(0x%p, 0x%x, 0x%x)\n", __func__, l, addr, val); \ |
1da177e4 LT |
954 | WRITE_REG##size(val, where); \ |
955 | /* flush the I/O down to the elroy at least */ \ | |
956 | lba_t32 = READ_U32(l->base_addr + LBA_FUNC_ID); \ | |
957 | } | |
958 | ||
959 | LBA_PORT_OUT( 8, 3) | |
960 | LBA_PORT_OUT(16, 2) | |
961 | LBA_PORT_OUT(32, 0) | |
962 | ||
963 | ||
964 | static struct pci_port_ops lba_pat_port_ops = { | |
965 | .inb = lba_pat_in8, | |
966 | .inw = lba_pat_in16, | |
967 | .inl = lba_pat_in32, | |
968 | .outb = lba_pat_out8, | |
969 | .outw = lba_pat_out16, | |
970 | .outl = lba_pat_out32 | |
971 | }; | |
972 | ||
973 | ||
974 | ||
975 | /* | |
976 | ** make range information from PDC available to PCI subsystem. | |
977 | ** We make the PDC call here in order to get the PCI bus range | |
978 | ** numbers. The rest will get forwarded in pcibios_fixup_bus(). | |
979 | ** We don't have a struct pci_bus assigned to us yet. | |
980 | */ | |
981 | static void | |
982 | lba_pat_resources(struct parisc_device *pa_dev, struct lba_device *lba_dev) | |
983 | { | |
984 | unsigned long bytecnt; | |
1da177e4 LT |
985 | long io_count; |
986 | long status; /* PDC return status */ | |
987 | long pa_count; | |
e957f608 GG |
988 | pdc_pat_cell_mod_maddr_block_t *pa_pdc_cell; /* PA_VIEW */ |
989 | pdc_pat_cell_mod_maddr_block_t *io_pdc_cell; /* IO_VIEW */ | |
1da177e4 LT |
990 | int i; |
991 | ||
e957f608 GG |
992 | pa_pdc_cell = kzalloc(sizeof(pdc_pat_cell_mod_maddr_block_t), GFP_KERNEL); |
993 | if (!pa_pdc_cell) | |
994 | return; | |
995 | ||
996 | io_pdc_cell = kzalloc(sizeof(pdc_pat_cell_mod_maddr_block_t), GFP_KERNEL); | |
450d6e30 | 997 | if (!io_pdc_cell) { |
e957f608 GG |
998 | kfree(pa_pdc_cell); |
999 | return; | |
1000 | } | |
1001 | ||
1da177e4 LT |
1002 | /* return cell module (IO view) */ |
1003 | status = pdc_pat_cell_module(&bytecnt, pa_dev->pcell_loc, pa_dev->mod_index, | |
e957f608 GG |
1004 | PA_VIEW, pa_pdc_cell); |
1005 | pa_count = pa_pdc_cell->mod[1]; | |
1da177e4 LT |
1006 | |
1007 | status |= pdc_pat_cell_module(&bytecnt, pa_dev->pcell_loc, pa_dev->mod_index, | |
e957f608 GG |
1008 | IO_VIEW, io_pdc_cell); |
1009 | io_count = io_pdc_cell->mod[1]; | |
1da177e4 LT |
1010 | |
1011 | /* We've already done this once for device discovery...*/ | |
1012 | if (status != PDC_OK) { | |
1013 | panic("pdc_pat_cell_module() call failed for LBA!\n"); | |
1014 | } | |
1015 | ||
e957f608 | 1016 | if (PAT_GET_ENTITY(pa_pdc_cell->mod_info) != PAT_ENTITY_LBA) { |
1da177e4 LT |
1017 | panic("pdc_pat_cell_module() entity returned != PAT_ENTITY_LBA!\n"); |
1018 | } | |
1019 | ||
1020 | /* | |
1021 | ** Inspect the resources PAT tells us about | |
1022 | */ | |
1023 | for (i = 0; i < pa_count; i++) { | |
1024 | struct { | |
1025 | unsigned long type; | |
1026 | unsigned long start; | |
1027 | unsigned long end; /* aka finish */ | |
1028 | } *p, *io; | |
1029 | struct resource *r; | |
1030 | ||
e957f608 GG |
1031 | p = (void *) &(pa_pdc_cell->mod[2+i*3]); |
1032 | io = (void *) &(io_pdc_cell->mod[2+i*3]); | |
1da177e4 LT |
1033 | |
1034 | /* Convert the PAT range data to PCI "struct resource" */ | |
1035 | switch(p->type & 0xff) { | |
1036 | case PAT_PBNUM: | |
1037 | lba_dev->hba.bus_num.start = p->start; | |
1038 | lba_dev->hba.bus_num.end = p->end; | |
30aa80da | 1039 | lba_dev->hba.bus_num.flags = IORESOURCE_BUS; |
1da177e4 LT |
1040 | break; |
1041 | ||
1042 | case PAT_LMMIO: | |
1043 | /* used to fix up pre-initialized MEM BARs */ | |
b204a4d2 | 1044 | if (!lba_dev->hba.lmmio_space.flags) { |
286f3bf4 HD |
1045 | unsigned long lba_len; |
1046 | ||
1047 | lba_len = ~READ_REG32(lba_dev->hba.base_addr | |
1048 | + LBA_LMMIO_MASK); | |
1049 | if ((p->end - p->start) != lba_len) | |
1050 | p->end = extend_lmmio_len(p->start, | |
1051 | p->end, lba_len); | |
1052 | ||
1da177e4 | 1053 | sprintf(lba_dev->hba.lmmio_name, |
645d11d4 MW |
1054 | "PCI%02x LMMIO", |
1055 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1056 | lba_dev->hba.lmmio_space_offset = p->start - |
1057 | io->start; | |
1058 | r = &lba_dev->hba.lmmio_space; | |
1059 | r->name = lba_dev->hba.lmmio_name; | |
b204a4d2 | 1060 | } else if (!lba_dev->hba.elmmio_space.flags) { |
1da177e4 | 1061 | sprintf(lba_dev->hba.elmmio_name, |
645d11d4 MW |
1062 | "PCI%02x ELMMIO", |
1063 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1064 | r = &lba_dev->hba.elmmio_space; |
1065 | r->name = lba_dev->hba.elmmio_name; | |
1066 | } else { | |
1067 | printk(KERN_WARNING MODULE_NAME | |
1068 | " only supports 2 LMMIO resources!\n"); | |
1069 | break; | |
1070 | } | |
1071 | ||
1072 | r->start = p->start; | |
1073 | r->end = p->end; | |
1074 | r->flags = IORESOURCE_MEM; | |
1075 | r->parent = r->sibling = r->child = NULL; | |
1076 | break; | |
1077 | ||
1078 | case PAT_GMMIO: | |
1079 | /* MMIO space > 4GB phys addr; for 64-bit BAR */ | |
645d11d4 MW |
1080 | sprintf(lba_dev->hba.gmmio_name, "PCI%02x GMMIO", |
1081 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1082 | r = &lba_dev->hba.gmmio_space; |
1083 | r->name = lba_dev->hba.gmmio_name; | |
1084 | r->start = p->start; | |
1085 | r->end = p->end; | |
1086 | r->flags = IORESOURCE_MEM; | |
1087 | r->parent = r->sibling = r->child = NULL; | |
1088 | break; | |
1089 | ||
1090 | case PAT_NPIOP: | |
1091 | printk(KERN_WARNING MODULE_NAME | |
1092 | " range[%d] : ignoring NPIOP (0x%lx)\n", | |
1093 | i, p->start); | |
1094 | break; | |
1095 | ||
1096 | case PAT_PIOP: | |
1097 | /* | |
1098 | ** Postable I/O port space is per PCI host adapter. | |
1099 | ** base of 64MB PIOP region | |
1100 | */ | |
5076c158 | 1101 | lba_dev->iop_base = ioremap_nocache(p->start, 64 * 1024 * 1024); |
1da177e4 | 1102 | |
645d11d4 MW |
1103 | sprintf(lba_dev->hba.io_name, "PCI%02x Ports", |
1104 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1105 | r = &lba_dev->hba.io_space; |
1106 | r->name = lba_dev->hba.io_name; | |
1107 | r->start = HBA_PORT_BASE(lba_dev->hba.hba_num); | |
1108 | r->end = r->start + HBA_PORT_SPACE_SIZE - 1; | |
1109 | r->flags = IORESOURCE_IO; | |
1110 | r->parent = r->sibling = r->child = NULL; | |
1111 | break; | |
1112 | ||
1113 | default: | |
1114 | printk(KERN_WARNING MODULE_NAME | |
1115 | " range[%d] : unknown pat range type (0x%lx)\n", | |
1116 | i, p->type & 0xff); | |
1117 | break; | |
1118 | } | |
1119 | } | |
e957f608 GG |
1120 | |
1121 | kfree(pa_pdc_cell); | |
1122 | kfree(io_pdc_cell); | |
1da177e4 LT |
1123 | } |
1124 | #else | |
1125 | /* keep compiler from complaining about missing declarations */ | |
1126 | #define lba_pat_port_ops lba_astro_port_ops | |
1127 | #define lba_pat_resources(pa_dev, lba_dev) | |
1128 | #endif /* CONFIG_64BIT */ | |
1129 | ||
1130 | ||
1131 | extern void sba_distributed_lmmio(struct parisc_device *, struct resource *); | |
1132 | extern void sba_directed_lmmio(struct parisc_device *, struct resource *); | |
1133 | ||
1134 | ||
1135 | static void | |
1136 | lba_legacy_resources(struct parisc_device *pa_dev, struct lba_device *lba_dev) | |
1137 | { | |
1138 | struct resource *r; | |
1139 | int lba_num; | |
1140 | ||
1141 | lba_dev->hba.lmmio_space_offset = PCI_F_EXTEND; | |
1142 | ||
1143 | /* | |
1144 | ** With "legacy" firmware, the lowest byte of FW_SCRATCH | |
1145 | ** represents bus->secondary and the second byte represents | |
1146 | ** bus->subsidiary (i.e. highest PPB programmed by firmware). | |
1147 | ** PCI bus walk *should* end up with the same result. | |
1148 | ** FIXME: But we don't have sanity checks in PCI or LBA. | |
1149 | */ | |
1150 | lba_num = READ_REG32(lba_dev->hba.base_addr + LBA_FW_SCRATCH); | |
1151 | r = &(lba_dev->hba.bus_num); | |
1152 | r->name = "LBA PCI Busses"; | |
1153 | r->start = lba_num & 0xff; | |
1154 | r->end = (lba_num>>8) & 0xff; | |
b47d4934 | 1155 | r->flags = IORESOURCE_BUS; |
1da177e4 LT |
1156 | |
1157 | /* Set up local PCI Bus resources - we don't need them for | |
1158 | ** Legacy boxes but it's nice to see in /proc/iomem. | |
1159 | */ | |
1160 | r = &(lba_dev->hba.lmmio_space); | |
645d11d4 MW |
1161 | sprintf(lba_dev->hba.lmmio_name, "PCI%02x LMMIO", |
1162 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1163 | r->name = lba_dev->hba.lmmio_name; |
1164 | ||
1165 | #if 1 | |
1166 | /* We want the CPU -> IO routing of addresses. | |
1167 | * The SBA BASE/MASK registers control CPU -> IO routing. | |
1168 | * Ask SBA what is routed to this rope/LBA. | |
1169 | */ | |
1170 | sba_distributed_lmmio(pa_dev, r); | |
1171 | #else | |
1172 | /* | |
1173 | * The LBA BASE/MASK registers control IO -> System routing. | |
1174 | * | |
1175 | * The following code works but doesn't get us what we want. | |
1176 | * Well, only because firmware (v5.0) on C3000 doesn't program | |
1177 | * the LBA BASE/MASE registers to be the exact inverse of | |
1178 | * the corresponding SBA registers. Other Astro/Pluto | |
1179 | * based platform firmware may do it right. | |
1180 | * | |
1181 | * Should someone want to mess with MSI, they may need to | |
1182 | * reprogram LBA BASE/MASK registers. Thus preserve the code | |
1183 | * below until MSI is known to work on C3000/A500/N4000/RP3440. | |
1184 | * | |
1185 | * Using the code below, /proc/iomem shows: | |
1186 | * ... | |
1187 | * f0000000-f0ffffff : PCI00 LMMIO | |
1188 | * f05d0000-f05d0000 : lcd_data | |
1189 | * f05d0008-f05d0008 : lcd_cmd | |
1190 | * f1000000-f1ffffff : PCI01 LMMIO | |
1191 | * f4000000-f4ffffff : PCI02 LMMIO | |
1192 | * f4000000-f4001fff : sym53c8xx | |
1193 | * f4002000-f4003fff : sym53c8xx | |
1194 | * f4004000-f40043ff : sym53c8xx | |
1195 | * f4005000-f40053ff : sym53c8xx | |
1196 | * f4007000-f4007fff : ohci_hcd | |
1197 | * f4008000-f40083ff : tulip | |
1198 | * f6000000-f6ffffff : PCI03 LMMIO | |
1199 | * f8000000-fbffffff : PCI00 ELMMIO | |
1200 | * fa100000-fa4fffff : stifb mmio | |
1201 | * fb000000-fb1fffff : stifb fb | |
1202 | * | |
1203 | * But everything listed under PCI02 actually lives under PCI00. | |
1204 | * This is clearly wrong. | |
1205 | * | |
1206 | * Asking SBA how things are routed tells the correct story: | |
1207 | * LMMIO_BASE/MASK/ROUTE f4000001 fc000000 00000000 | |
1208 | * DIR0_BASE/MASK/ROUTE fa000001 fe000000 00000006 | |
1209 | * DIR1_BASE/MASK/ROUTE f9000001 ff000000 00000004 | |
1210 | * DIR2_BASE/MASK/ROUTE f0000000 fc000000 00000000 | |
1211 | * DIR3_BASE/MASK/ROUTE f0000000 fc000000 00000000 | |
1212 | * | |
1213 | * Which looks like this in /proc/iomem: | |
1214 | * f4000000-f47fffff : PCI00 LMMIO | |
1215 | * f4000000-f4001fff : sym53c8xx | |
1216 | * ...[deteled core devices - same as above]... | |
1217 | * f4008000-f40083ff : tulip | |
1218 | * f4800000-f4ffffff : PCI01 LMMIO | |
1219 | * f6000000-f67fffff : PCI02 LMMIO | |
1220 | * f7000000-f77fffff : PCI03 LMMIO | |
1221 | * f9000000-f9ffffff : PCI02 ELMMIO | |
1222 | * fa000000-fbffffff : PCI03 ELMMIO | |
1223 | * fa100000-fa4fffff : stifb mmio | |
1224 | * fb000000-fb1fffff : stifb fb | |
1225 | * | |
1226 | * ie all Built-in core are under now correctly under PCI00. | |
1227 | * The "PCI02 ELMMIO" directed range is for: | |
1228 | * +-[02]---03.0 3Dfx Interactive, Inc. Voodoo 2 | |
1229 | * | |
1230 | * All is well now. | |
1231 | */ | |
1232 | r->start = READ_REG32(lba_dev->hba.base_addr + LBA_LMMIO_BASE); | |
1233 | if (r->start & 1) { | |
1234 | unsigned long rsize; | |
1235 | ||
1236 | r->flags = IORESOURCE_MEM; | |
1237 | /* mmio_mask also clears Enable bit */ | |
1238 | r->start &= mmio_mask; | |
1239 | r->start = PCI_HOST_ADDR(HBA_DATA(lba_dev), r->start); | |
1240 | rsize = ~ READ_REG32(lba_dev->hba.base_addr + LBA_LMMIO_MASK); | |
1241 | ||
1242 | /* | |
1243 | ** Each rope only gets part of the distributed range. | |
1244 | ** Adjust "window" for this rope. | |
1245 | */ | |
1246 | rsize /= ROPES_PER_IOC; | |
53f01bba | 1247 | r->start += (rsize + 1) * LBA_NUM(pa_dev->hpa.start); |
1da177e4 LT |
1248 | r->end = r->start + rsize; |
1249 | } else { | |
1250 | r->end = r->start = 0; /* Not enabled. */ | |
1251 | } | |
1252 | #endif | |
1253 | ||
1254 | /* | |
1255 | ** "Directed" ranges are used when the "distributed range" isn't | |
1256 | ** sufficient for all devices below a given LBA. Typically devices | |
1257 | ** like graphics cards or X25 may need a directed range when the | |
1258 | ** bus has multiple slots (ie multiple devices) or the device | |
1259 | ** needs more than the typical 4 or 8MB a distributed range offers. | |
1260 | ** | |
1261 | ** The main reason for ignoring it now frigging complications. | |
1262 | ** Directed ranges may overlap (and have precedence) over | |
1263 | ** distributed ranges. Or a distributed range assigned to a unused | |
1264 | ** rope may be used by a directed range on a different rope. | |
1265 | ** Support for graphics devices may require fixing this | |
1266 | ** since they may be assigned a directed range which overlaps | |
1267 | ** an existing (but unused portion of) distributed range. | |
1268 | */ | |
1269 | r = &(lba_dev->hba.elmmio_space); | |
645d11d4 MW |
1270 | sprintf(lba_dev->hba.elmmio_name, "PCI%02x ELMMIO", |
1271 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1272 | r->name = lba_dev->hba.elmmio_name; |
1273 | ||
1274 | #if 1 | |
1275 | /* See comment which precedes call to sba_directed_lmmio() */ | |
1276 | sba_directed_lmmio(pa_dev, r); | |
1277 | #else | |
1278 | r->start = READ_REG32(lba_dev->hba.base_addr + LBA_ELMMIO_BASE); | |
1279 | ||
1280 | if (r->start & 1) { | |
1281 | unsigned long rsize; | |
1282 | r->flags = IORESOURCE_MEM; | |
1283 | /* mmio_mask also clears Enable bit */ | |
1284 | r->start &= mmio_mask; | |
1285 | r->start = PCI_HOST_ADDR(HBA_DATA(lba_dev), r->start); | |
1286 | rsize = READ_REG32(lba_dev->hba.base_addr + LBA_ELMMIO_MASK); | |
1287 | r->end = r->start + ~rsize; | |
1288 | } | |
1289 | #endif | |
1290 | ||
1291 | r = &(lba_dev->hba.io_space); | |
645d11d4 MW |
1292 | sprintf(lba_dev->hba.io_name, "PCI%02x Ports", |
1293 | (int)lba_dev->hba.bus_num.start); | |
1da177e4 LT |
1294 | r->name = lba_dev->hba.io_name; |
1295 | r->flags = IORESOURCE_IO; | |
1296 | r->start = READ_REG32(lba_dev->hba.base_addr + LBA_IOS_BASE) & ~1L; | |
1297 | r->end = r->start + (READ_REG32(lba_dev->hba.base_addr + LBA_IOS_MASK) ^ (HBA_PORT_SPACE_SIZE - 1)); | |
1298 | ||
1299 | /* Virtualize the I/O Port space ranges */ | |
1300 | lba_num = HBA_PORT_BASE(lba_dev->hba.hba_num); | |
1301 | r->start |= lba_num; | |
1302 | r->end |= lba_num; | |
1303 | } | |
1304 | ||
1305 | ||
1306 | /************************************************************************** | |
1307 | ** | |
1308 | ** LBA initialization code (HW and SW) | |
1309 | ** | |
1310 | ** o identify LBA chip itself | |
1311 | ** o initialize LBA chip modes (HardFail) | |
1312 | ** o FIXME: initialize DMA hints for reasonable defaults | |
1313 | ** o enable configuration functions | |
1314 | ** o call pci_register_ops() to discover devs (fixup/fixup_bus get invoked) | |
1315 | ** | |
1316 | **************************************************************************/ | |
1317 | ||
1318 | static int __init | |
1319 | lba_hw_init(struct lba_device *d) | |
1320 | { | |
1321 | u32 stat; | |
1322 | u32 bus_reset; /* PDC_PAT_BUG */ | |
1323 | ||
1324 | #if 0 | |
1325 | printk(KERN_DEBUG "LBA %lx STAT_CTL %Lx ERROR_CFG %Lx STATUS %Lx DMA_CTL %Lx\n", | |
1326 | d->hba.base_addr, | |
1327 | READ_REG64(d->hba.base_addr + LBA_STAT_CTL), | |
1328 | READ_REG64(d->hba.base_addr + LBA_ERROR_CONFIG), | |
1329 | READ_REG64(d->hba.base_addr + LBA_ERROR_STATUS), | |
1330 | READ_REG64(d->hba.base_addr + LBA_DMA_CTL) ); | |
1331 | printk(KERN_DEBUG " ARB mask %Lx pri %Lx mode %Lx mtlt %Lx\n", | |
1332 | READ_REG64(d->hba.base_addr + LBA_ARB_MASK), | |
1333 | READ_REG64(d->hba.base_addr + LBA_ARB_PRI), | |
1334 | READ_REG64(d->hba.base_addr + LBA_ARB_MODE), | |
1335 | READ_REG64(d->hba.base_addr + LBA_ARB_MTLT) ); | |
1336 | printk(KERN_DEBUG " HINT cfg 0x%Lx\n", | |
1337 | READ_REG64(d->hba.base_addr + LBA_HINT_CFG)); | |
1338 | printk(KERN_DEBUG " HINT reg "); | |
1339 | { int i; | |
1340 | for (i=LBA_HINT_BASE; i< (14*8 + LBA_HINT_BASE); i+=8) | |
1341 | printk(" %Lx", READ_REG64(d->hba.base_addr + i)); | |
1342 | } | |
1343 | printk("\n"); | |
1344 | #endif /* DEBUG_LBA_PAT */ | |
1345 | ||
1346 | #ifdef CONFIG_64BIT | |
1347 | /* | |
1348 | * FIXME add support for PDC_PAT_IO "Get slot status" - OLAR support | |
1349 | * Only N-Class and up can really make use of Get slot status. | |
1350 | * maybe L-class too but I've never played with it there. | |
1351 | */ | |
1352 | #endif | |
1353 | ||
1354 | /* PDC_PAT_BUG: exhibited in rev 40.48 on L2000 */ | |
1355 | bus_reset = READ_REG32(d->hba.base_addr + LBA_STAT_CTL + 4) & 1; | |
1356 | if (bus_reset) { | |
1357 | printk(KERN_DEBUG "NOTICE: PCI bus reset still asserted! (clearing)\n"); | |
1358 | } | |
1359 | ||
1360 | stat = READ_REG32(d->hba.base_addr + LBA_ERROR_CONFIG); | |
1361 | if (stat & LBA_SMART_MODE) { | |
1362 | printk(KERN_DEBUG "NOTICE: LBA in SMART mode! (cleared)\n"); | |
1363 | stat &= ~LBA_SMART_MODE; | |
1364 | WRITE_REG32(stat, d->hba.base_addr + LBA_ERROR_CONFIG); | |
1365 | } | |
1366 | ||
1367 | /* Set HF mode as the default (vs. -1 mode). */ | |
1368 | stat = READ_REG32(d->hba.base_addr + LBA_STAT_CTL); | |
1369 | WRITE_REG32(stat | HF_ENABLE, d->hba.base_addr + LBA_STAT_CTL); | |
1370 | ||
1371 | /* | |
1372 | ** Writing a zero to STAT_CTL.rf (bit 0) will clear reset signal | |
1373 | ** if it's not already set. If we just cleared the PCI Bus Reset | |
1374 | ** signal, wait a bit for the PCI devices to recover and setup. | |
1375 | */ | |
1376 | if (bus_reset) | |
1377 | mdelay(pci_post_reset_delay); | |
1378 | ||
1379 | if (0 == READ_REG32(d->hba.base_addr + LBA_ARB_MASK)) { | |
1380 | /* | |
1381 | ** PDC_PAT_BUG: PDC rev 40.48 on L2000. | |
1382 | ** B2000/C3600/J6000 also have this problem? | |
1383 | ** | |
1384 | ** Elroys with hot pluggable slots don't get configured | |
1385 | ** correctly if the slot is empty. ARB_MASK is set to 0 | |
1386 | ** and we can't master transactions on the bus if it's | |
1387 | ** not at least one. 0x3 enables elroy and first slot. | |
1388 | */ | |
1389 | printk(KERN_DEBUG "NOTICE: Enabling PCI Arbitration\n"); | |
1390 | WRITE_REG32(0x3, d->hba.base_addr + LBA_ARB_MASK); | |
1391 | } | |
1392 | ||
1393 | /* | |
1394 | ** FIXME: Hint registers are programmed with default hint | |
1395 | ** values by firmware. Hints should be sane even if we | |
1396 | ** can't reprogram them the way drivers want. | |
1397 | */ | |
1398 | return 0; | |
1399 | } | |
1400 | ||
353dfe12 MW |
1401 | /* |
1402 | * Unfortunately, when firmware numbers busses, it doesn't take into account | |
1403 | * Cardbus bridges. So we have to renumber the busses to suit ourselves. | |
1404 | * Elroy/Mercury don't actually know what bus number they're attached to; | |
1405 | * we use bus 0 to indicate the directly attached bus and any other bus | |
1406 | * number will be taken care of by the PCI-PCI bridge. | |
1407 | */ | |
1408 | static unsigned int lba_next_bus = 0; | |
1da177e4 LT |
1409 | |
1410 | /* | |
353dfe12 MW |
1411 | * Determine if lba should claim this chip (return 0) or not (return 1). |
1412 | * If so, initialize the chip and tell other partners in crime they | |
1413 | * have work to do. | |
1414 | */ | |
1da177e4 LT |
1415 | static int __init |
1416 | lba_driver_probe(struct parisc_device *dev) | |
1417 | { | |
1418 | struct lba_device *lba_dev; | |
dc7dce28 | 1419 | LIST_HEAD(resources); |
1da177e4 LT |
1420 | struct pci_bus *lba_bus; |
1421 | struct pci_ops *cfg_ops; | |
1422 | u32 func_class; | |
1423 | void *tmp_obj; | |
1424 | char *version; | |
5076c158 | 1425 | void __iomem *addr = ioremap_nocache(dev->hpa.start, 4096); |
30aa80da | 1426 | int max; |
1da177e4 LT |
1427 | |
1428 | /* Read HW Rev First */ | |
1429 | func_class = READ_REG32(addr + LBA_FCLASS); | |
1430 | ||
1431 | if (IS_ELROY(dev)) { | |
1432 | func_class &= 0xf; | |
1433 | switch (func_class) { | |
1434 | case 0: version = "TR1.0"; break; | |
1435 | case 1: version = "TR2.0"; break; | |
1436 | case 2: version = "TR2.1"; break; | |
1437 | case 3: version = "TR2.2"; break; | |
1438 | case 4: version = "TR3.0"; break; | |
1439 | case 5: version = "TR4.0"; break; | |
1440 | default: version = "TR4+"; | |
1441 | } | |
1442 | ||
ba9877b6 | 1443 | printk(KERN_INFO "Elroy version %s (0x%x) found at 0x%lx\n", |
645d11d4 | 1444 | version, func_class & 0xf, (long)dev->hpa.start); |
1da177e4 LT |
1445 | |
1446 | if (func_class < 2) { | |
1447 | printk(KERN_WARNING "Can't support LBA older than " | |
1448 | "TR2.1 - continuing under adversity.\n"); | |
1449 | } | |
1450 | ||
1451 | #if 0 | |
1452 | /* Elroy TR4.0 should work with simple algorithm. | |
1453 | But it doesn't. Still missing something. *sigh* | |
1454 | */ | |
1455 | if (func_class > 4) { | |
1456 | cfg_ops = &mercury_cfg_ops; | |
1457 | } else | |
1458 | #endif | |
1459 | { | |
1460 | cfg_ops = &elroy_cfg_ops; | |
1461 | } | |
1462 | ||
1463 | } else if (IS_MERCURY(dev) || IS_QUICKSILVER(dev)) { | |
ba9877b6 KM |
1464 | int major, minor; |
1465 | ||
1da177e4 | 1466 | func_class &= 0xff; |
ba9877b6 KM |
1467 | major = func_class >> 4, minor = func_class & 0xf; |
1468 | ||
1da177e4 LT |
1469 | /* We could use one printk for both Elroy and Mercury, |
1470 | * but for the mask for func_class. | |
1471 | */ | |
ba9877b6 KM |
1472 | printk(KERN_INFO "%s version TR%d.%d (0x%x) found at 0x%lx\n", |
1473 | IS_MERCURY(dev) ? "Mercury" : "Quicksilver", major, | |
645d11d4 | 1474 | minor, func_class, (long)dev->hpa.start); |
ba9877b6 | 1475 | |
1da177e4 LT |
1476 | cfg_ops = &mercury_cfg_ops; |
1477 | } else { | |
645d11d4 MW |
1478 | printk(KERN_ERR "Unknown LBA found at 0x%lx\n", |
1479 | (long)dev->hpa.start); | |
1da177e4 LT |
1480 | return -ENODEV; |
1481 | } | |
1482 | ||
353dfe12 | 1483 | /* Tell I/O SAPIC driver we have a IRQ handler/region. */ |
53f01bba | 1484 | tmp_obj = iosapic_register(dev->hpa.start + LBA_IOSAPIC_BASE); |
1da177e4 LT |
1485 | |
1486 | /* NOTE: PCI devices (e.g. 103c:1005 graphics card) which don't | |
1487 | ** have an IRT entry will get NULL back from iosapic code. | |
1488 | */ | |
1489 | ||
cb6fc18e | 1490 | lba_dev = kzalloc(sizeof(struct lba_device), GFP_KERNEL); |
1da177e4 LT |
1491 | if (!lba_dev) { |
1492 | printk(KERN_ERR "lba_init_chip - couldn't alloc lba_device\n"); | |
1493 | return(1); | |
1494 | } | |
1495 | ||
1da177e4 LT |
1496 | |
1497 | /* ---------- First : initialize data we already have --------- */ | |
1498 | ||
1499 | lba_dev->hw_rev = func_class; | |
1500 | lba_dev->hba.base_addr = addr; | |
1501 | lba_dev->hba.dev = dev; | |
1502 | lba_dev->iosapic_obj = tmp_obj; /* save interrupt handle */ | |
1503 | lba_dev->hba.iommu = sba_get_iommu(dev); /* get iommu data */ | |
b0eecc4d | 1504 | parisc_set_drvdata(dev, lba_dev); |
1da177e4 LT |
1505 | |
1506 | /* ------------ Second : initialize common stuff ---------- */ | |
1507 | pci_bios = &lba_bios_ops; | |
1508 | pcibios_register_hba(HBA_DATA(lba_dev)); | |
1509 | spin_lock_init(&lba_dev->lba_lock); | |
1510 | ||
1511 | if (lba_hw_init(lba_dev)) | |
1512 | return(1); | |
1513 | ||
1514 | /* ---------- Third : setup I/O Port and MMIO resources --------- */ | |
1515 | ||
1516 | if (is_pdc_pat()) { | |
1517 | /* PDC PAT firmware uses PIOP region of GMMIO space. */ | |
1518 | pci_port = &lba_pat_port_ops; | |
1519 | /* Go ask PDC PAT what resources this LBA has */ | |
1520 | lba_pat_resources(dev, lba_dev); | |
1521 | } else { | |
1522 | if (!astro_iop_base) { | |
1523 | /* Sprockets PDC uses NPIOP region */ | |
5076c158 | 1524 | astro_iop_base = ioremap_nocache(LBA_PORT_BASE, 64 * 1024); |
1da177e4 LT |
1525 | pci_port = &lba_astro_port_ops; |
1526 | } | |
1527 | ||
1528 | /* Poke the chip a bit for /proc output */ | |
1529 | lba_legacy_resources(dev, lba_dev); | |
1530 | } | |
1531 | ||
353dfe12 MW |
1532 | if (lba_dev->hba.bus_num.start < lba_next_bus) |
1533 | lba_dev->hba.bus_num.start = lba_next_bus; | |
1534 | ||
f4d9ea9a BH |
1535 | /* Overlaps with elmmio can (and should) fail here. |
1536 | * We will prune (or ignore) the distributed range. | |
1537 | * | |
1538 | * FIXME: SBA code should register all elmmio ranges first. | |
1539 | * that would take care of elmmio ranges routed | |
1540 | * to a different rope (already discovered) from | |
1541 | * getting registered *after* LBA code has already | |
1542 | * registered it's distributed lmmio range. | |
1543 | */ | |
1544 | if (truncate_pat_collision(&iomem_resource, | |
1545 | &(lba_dev->hba.lmmio_space))) { | |
1546 | printk(KERN_WARNING "LBA: lmmio_space [%lx/%lx] duplicate!\n", | |
1547 | (long)lba_dev->hba.lmmio_space.start, | |
1548 | (long)lba_dev->hba.lmmio_space.end); | |
1549 | lba_dev->hba.lmmio_space.flags = 0; | |
1550 | } | |
1551 | ||
39c2462e BH |
1552 | pci_add_resource_offset(&resources, &lba_dev->hba.io_space, |
1553 | HBA_PORT_BASE(lba_dev->hba.hba_num)); | |
b204a4d2 | 1554 | if (lba_dev->hba.elmmio_space.flags) |
39c2462e BH |
1555 | pci_add_resource_offset(&resources, &lba_dev->hba.elmmio_space, |
1556 | lba_dev->hba.lmmio_space_offset); | |
dc7dce28 | 1557 | if (lba_dev->hba.lmmio_space.flags) |
39c2462e BH |
1558 | pci_add_resource_offset(&resources, &lba_dev->hba.lmmio_space, |
1559 | lba_dev->hba.lmmio_space_offset); | |
dc7dce28 BH |
1560 | if (lba_dev->hba.gmmio_space.flags) |
1561 | pci_add_resource(&resources, &lba_dev->hba.gmmio_space); | |
1562 | ||
30aa80da YL |
1563 | pci_add_resource(&resources, &lba_dev->hba.bus_num); |
1564 | ||
1da177e4 LT |
1565 | dev->dev.platform_data = lba_dev; |
1566 | lba_bus = lba_dev->hba.hba_bus = | |
dc7dce28 BH |
1567 | pci_create_root_bus(&dev->dev, lba_dev->hba.bus_num.start, |
1568 | cfg_ops, NULL, &resources); | |
1569 | if (!lba_bus) { | |
1570 | pci_free_resource_list(&resources); | |
42605fa6 | 1571 | return 0; |
dc7dce28 | 1572 | } |
42605fa6 | 1573 | |
30aa80da | 1574 | max = pci_scan_child_bus(lba_bus); |
1da177e4 LT |
1575 | |
1576 | /* This is in lieu of calling pci_assign_unassigned_resources() */ | |
1577 | if (is_pdc_pat()) { | |
1578 | /* assign resources to un-initialized devices */ | |
1579 | ||
1580 | DBG_PAT("LBA pci_bus_size_bridges()\n"); | |
1581 | pci_bus_size_bridges(lba_bus); | |
1582 | ||
1583 | DBG_PAT("LBA pci_bus_assign_resources()\n"); | |
1584 | pci_bus_assign_resources(lba_bus); | |
1585 | ||
1586 | #ifdef DEBUG_LBA_PAT | |
1587 | DBG_PAT("\nLBA PIOP resource tree\n"); | |
1588 | lba_dump_res(&lba_dev->hba.io_space, 2); | |
1589 | DBG_PAT("\nLBA LMMIO resource tree\n"); | |
1590 | lba_dump_res(&lba_dev->hba.lmmio_space, 2); | |
1591 | #endif | |
1592 | } | |
1593 | pci_enable_bridges(lba_bus); | |
1594 | ||
1da177e4 LT |
1595 | /* |
1596 | ** Once PCI register ops has walked the bus, access to config | |
1597 | ** space is restricted. Avoids master aborts on config cycles. | |
1598 | ** Early LBA revs go fatal on *any* master abort. | |
1599 | */ | |
1600 | if (cfg_ops == &elroy_cfg_ops) { | |
1601 | lba_dev->flags |= LBA_FLAG_SKIP_PROBE; | |
1602 | } | |
1603 | ||
30aa80da | 1604 | lba_next_bus = max + 1; |
42605fa6 | 1605 | pci_bus_add_devices(lba_bus); |
fed99b1e | 1606 | |
1da177e4 LT |
1607 | /* Whew! Finally done! Tell services we got this one covered. */ |
1608 | return 0; | |
1609 | } | |
1610 | ||
1611 | static struct parisc_device_id lba_tbl[] = { | |
1612 | { HPHW_BRIDGE, HVERSION_REV_ANY_ID, ELROY_HVERS, 0xa }, | |
1613 | { HPHW_BRIDGE, HVERSION_REV_ANY_ID, MERCURY_HVERS, 0xa }, | |
1614 | { HPHW_BRIDGE, HVERSION_REV_ANY_ID, QUICKSILVER_HVERS, 0xa }, | |
1615 | { 0, } | |
1616 | }; | |
1617 | ||
1618 | static struct parisc_driver lba_driver = { | |
1619 | .name = MODULE_NAME, | |
1620 | .id_table = lba_tbl, | |
1621 | .probe = lba_driver_probe, | |
1622 | }; | |
1623 | ||
1624 | /* | |
1625 | ** One time initialization to let the world know the LBA was found. | |
1626 | ** Must be called exactly once before pci_init(). | |
1627 | */ | |
1628 | void __init lba_init(void) | |
1629 | { | |
1630 | register_parisc_driver(&lba_driver); | |
1631 | } | |
1632 | ||
1633 | /* | |
1634 | ** Initialize the IBASE/IMASK registers for LBA (Elroy). | |
1635 | ** Only called from sba_iommu.c in order to route ranges (MMIO vs DMA). | |
1636 | ** sba_iommu is responsible for locking (none needed at init time). | |
1637 | */ | |
1638 | void lba_set_iregs(struct parisc_device *lba, u32 ibase, u32 imask) | |
1639 | { | |
5076c158 | 1640 | void __iomem * base_addr = ioremap_nocache(lba->hpa.start, 4096); |
1da177e4 LT |
1641 | |
1642 | imask <<= 2; /* adjust for hints - 2 more bits */ | |
1643 | ||
1644 | /* Make sure we aren't trying to set bits that aren't writeable. */ | |
1645 | WARN_ON((ibase & 0x001fffff) != 0); | |
1646 | WARN_ON((imask & 0x001fffff) != 0); | |
1647 | ||
a8043ecb | 1648 | DBG("%s() ibase 0x%x imask 0x%x\n", __func__, ibase, imask); |
1da177e4 LT |
1649 | WRITE_REG32( imask, base_addr + LBA_IMASK); |
1650 | WRITE_REG32( ibase, base_addr + LBA_IBASE); | |
1651 | iounmap(base_addr); | |
1652 | } | |
1653 |