Commit | Line | Data |
---|---|---|
1053d35f RR |
1 | /****************************************************************************** |
2 | * | |
1f447808 | 3 | * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved. |
1053d35f RR |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
1053d35f RR |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
29 | ||
fd4abac5 | 30 | #include <linux/etherdevice.h> |
d43c36dc | 31 | #include <linux/sched.h> |
1053d35f RR |
32 | #include <net/mac80211.h> |
33 | #include "iwl-eeprom.h" | |
34 | #include "iwl-dev.h" | |
35 | #include "iwl-core.h" | |
36 | #include "iwl-sta.h" | |
37 | #include "iwl-io.h" | |
38 | #include "iwl-helpers.h" | |
39 | ||
30e553e3 TW |
40 | static const u16 default_tid_to_tx_fifo[] = { |
41 | IWL_TX_FIFO_AC1, | |
42 | IWL_TX_FIFO_AC0, | |
43 | IWL_TX_FIFO_AC0, | |
44 | IWL_TX_FIFO_AC1, | |
45 | IWL_TX_FIFO_AC2, | |
46 | IWL_TX_FIFO_AC2, | |
47 | IWL_TX_FIFO_AC3, | |
48 | IWL_TX_FIFO_AC3, | |
49 | IWL_TX_FIFO_NONE, | |
50 | IWL_TX_FIFO_NONE, | |
51 | IWL_TX_FIFO_NONE, | |
52 | IWL_TX_FIFO_NONE, | |
53 | IWL_TX_FIFO_NONE, | |
54 | IWL_TX_FIFO_NONE, | |
55 | IWL_TX_FIFO_NONE, | |
56 | IWL_TX_FIFO_NONE, | |
57 | IWL_TX_FIFO_AC3 | |
58 | }; | |
59 | ||
4ddbb7d0 TW |
60 | static inline int iwl_alloc_dma_ptr(struct iwl_priv *priv, |
61 | struct iwl_dma_ptr *ptr, size_t size) | |
62 | { | |
f36d04ab SG |
63 | ptr->addr = dma_alloc_coherent(&priv->pci_dev->dev, size, &ptr->dma, |
64 | GFP_KERNEL); | |
4ddbb7d0 TW |
65 | if (!ptr->addr) |
66 | return -ENOMEM; | |
67 | ptr->size = size; | |
68 | return 0; | |
69 | } | |
70 | ||
71 | static inline void iwl_free_dma_ptr(struct iwl_priv *priv, | |
72 | struct iwl_dma_ptr *ptr) | |
73 | { | |
74 | if (unlikely(!ptr->addr)) | |
75 | return; | |
76 | ||
f36d04ab | 77 | dma_free_coherent(&priv->pci_dev->dev, ptr->size, ptr->addr, ptr->dma); |
4ddbb7d0 TW |
78 | memset(ptr, 0, sizeof(*ptr)); |
79 | } | |
80 | ||
fd4abac5 TW |
81 | /** |
82 | * iwl_txq_update_write_ptr - Send new write index to hardware | |
83 | */ | |
7bfedc59 | 84 | void iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq) |
fd4abac5 TW |
85 | { |
86 | u32 reg = 0; | |
fd4abac5 TW |
87 | int txq_id = txq->q.id; |
88 | ||
89 | if (txq->need_update == 0) | |
7bfedc59 | 90 | return; |
fd4abac5 TW |
91 | |
92 | /* if we're trying to save power */ | |
93 | if (test_bit(STATUS_POWER_PMI, &priv->status)) { | |
94 | /* wake up nic if it's powered down ... | |
95 | * uCode will wake up, and interrupt us again, so next | |
96 | * time we'll skip this part. */ | |
97 | reg = iwl_read32(priv, CSR_UCODE_DRV_GP1); | |
98 | ||
99 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { | |
309e731a BC |
100 | IWL_DEBUG_INFO(priv, "Tx queue %d requesting wakeup, GP1 = 0x%x\n", |
101 | txq_id, reg); | |
fd4abac5 TW |
102 | iwl_set_bit(priv, CSR_GP_CNTRL, |
103 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
7bfedc59 | 104 | return; |
fd4abac5 TW |
105 | } |
106 | ||
fd4abac5 TW |
107 | iwl_write_direct32(priv, HBUS_TARG_WRPTR, |
108 | txq->q.write_ptr | (txq_id << 8)); | |
fd4abac5 TW |
109 | |
110 | /* else not in power-save mode, uCode will never sleep when we're | |
111 | * trying to tx (during RFKILL, we're not trying to tx). */ | |
112 | } else | |
113 | iwl_write32(priv, HBUS_TARG_WRPTR, | |
114 | txq->q.write_ptr | (txq_id << 8)); | |
115 | ||
116 | txq->need_update = 0; | |
fd4abac5 TW |
117 | } |
118 | EXPORT_SYMBOL(iwl_txq_update_write_ptr); | |
119 | ||
120 | ||
a239a8b4 WYG |
121 | void iwl_free_tfds_in_queue(struct iwl_priv *priv, |
122 | int sta_id, int tid, int freed) | |
123 | { | |
124 | if (priv->stations[sta_id].tid[tid].tfds_in_queue >= freed) | |
125 | priv->stations[sta_id].tid[tid].tfds_in_queue -= freed; | |
126 | else { | |
c8406ea8 | 127 | IWL_DEBUG_TX(priv, "free more than tfds_in_queue (%u:%d)\n", |
a239a8b4 WYG |
128 | priv->stations[sta_id].tid[tid].tfds_in_queue, |
129 | freed); | |
130 | priv->stations[sta_id].tid[tid].tfds_in_queue = 0; | |
131 | } | |
132 | } | |
133 | EXPORT_SYMBOL(iwl_free_tfds_in_queue); | |
134 | ||
1053d35f RR |
135 | /** |
136 | * iwl_tx_queue_free - Deallocate DMA queue. | |
137 | * @txq: Transmit queue to deallocate. | |
138 | * | |
139 | * Empty queue by removing and destroying all BD's. | |
140 | * Free all buffers. | |
141 | * 0-fill, but do not free "txq" descriptor structure. | |
142 | */ | |
a8e74e27 | 143 | void iwl_tx_queue_free(struct iwl_priv *priv, int txq_id) |
1053d35f | 144 | { |
da99c4b6 | 145 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; |
443cfd45 | 146 | struct iwl_queue *q = &txq->q; |
f36d04ab | 147 | struct device *dev = &priv->pci_dev->dev; |
71c55d90 | 148 | int i; |
1053d35f RR |
149 | |
150 | if (q->n_bd == 0) | |
151 | return; | |
152 | ||
153 | /* first, empty all BD's */ | |
154 | for (; q->write_ptr != q->read_ptr; | |
155 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) | |
7aaa1d79 | 156 | priv->cfg->ops->lib->txq_free_tfd(priv, txq); |
1053d35f | 157 | |
1053d35f | 158 | /* De-alloc array of command/tx buffers */ |
961ba60a | 159 | for (i = 0; i < TFD_TX_CMD_SLOTS; i++) |
da99c4b6 | 160 | kfree(txq->cmd[i]); |
1053d35f RR |
161 | |
162 | /* De-alloc circular buffer of TFDs */ | |
163 | if (txq->q.n_bd) | |
f36d04ab SG |
164 | dma_free_coherent(dev, priv->hw_params.tfd_size * |
165 | txq->q.n_bd, txq->tfds, txq->q.dma_addr); | |
1053d35f RR |
166 | |
167 | /* De-alloc array of per-TFD driver data */ | |
168 | kfree(txq->txb); | |
169 | txq->txb = NULL; | |
170 | ||
c2acea8e JB |
171 | /* deallocate arrays */ |
172 | kfree(txq->cmd); | |
173 | kfree(txq->meta); | |
174 | txq->cmd = NULL; | |
175 | txq->meta = NULL; | |
176 | ||
1053d35f RR |
177 | /* 0-fill queue descriptor structure */ |
178 | memset(txq, 0, sizeof(*txq)); | |
179 | } | |
a8e74e27 | 180 | EXPORT_SYMBOL(iwl_tx_queue_free); |
961ba60a TW |
181 | |
182 | /** | |
183 | * iwl_cmd_queue_free - Deallocate DMA queue. | |
184 | * @txq: Transmit queue to deallocate. | |
185 | * | |
186 | * Empty queue by removing and destroying all BD's. | |
187 | * Free all buffers. | |
188 | * 0-fill, but do not free "txq" descriptor structure. | |
189 | */ | |
3e5d238f | 190 | void iwl_cmd_queue_free(struct iwl_priv *priv) |
961ba60a TW |
191 | { |
192 | struct iwl_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM]; | |
193 | struct iwl_queue *q = &txq->q; | |
f36d04ab | 194 | struct device *dev = &priv->pci_dev->dev; |
71c55d90 | 195 | int i; |
961ba60a TW |
196 | |
197 | if (q->n_bd == 0) | |
198 | return; | |
199 | ||
961ba60a TW |
200 | /* De-alloc array of command/tx buffers */ |
201 | for (i = 0; i <= TFD_CMD_SLOTS; i++) | |
202 | kfree(txq->cmd[i]); | |
203 | ||
204 | /* De-alloc circular buffer of TFDs */ | |
205 | if (txq->q.n_bd) | |
f36d04ab SG |
206 | dma_free_coherent(dev, priv->hw_params.tfd_size * txq->q.n_bd, |
207 | txq->tfds, txq->q.dma_addr); | |
961ba60a | 208 | |
28142986 RC |
209 | /* deallocate arrays */ |
210 | kfree(txq->cmd); | |
211 | kfree(txq->meta); | |
212 | txq->cmd = NULL; | |
213 | txq->meta = NULL; | |
214 | ||
961ba60a TW |
215 | /* 0-fill queue descriptor structure */ |
216 | memset(txq, 0, sizeof(*txq)); | |
217 | } | |
3e5d238f AK |
218 | EXPORT_SYMBOL(iwl_cmd_queue_free); |
219 | ||
fd4abac5 TW |
220 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** |
221 | * DMA services | |
222 | * | |
223 | * Theory of operation | |
224 | * | |
225 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer | |
226 | * of buffer descriptors, each of which points to one or more data buffers for | |
227 | * the device to read from or fill. Driver and device exchange status of each | |
228 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
229 | * entries in each circular buffer, to protect against confusing empty and full | |
230 | * queue states. | |
231 | * | |
232 | * The device reads or writes the data in the queues via the device's several | |
233 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
234 | * | |
235 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
236 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
237 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
238 | * Tx queue resumed. | |
239 | * | |
240 | * See more detailed info in iwl-4965-hw.h. | |
241 | ***************************************************/ | |
242 | ||
243 | int iwl_queue_space(const struct iwl_queue *q) | |
244 | { | |
245 | int s = q->read_ptr - q->write_ptr; | |
246 | ||
247 | if (q->read_ptr > q->write_ptr) | |
248 | s -= q->n_bd; | |
249 | ||
250 | if (s <= 0) | |
251 | s += q->n_window; | |
252 | /* keep some reserve to not confuse empty and full situations */ | |
253 | s -= 2; | |
254 | if (s < 0) | |
255 | s = 0; | |
256 | return s; | |
257 | } | |
258 | EXPORT_SYMBOL(iwl_queue_space); | |
259 | ||
260 | ||
1053d35f RR |
261 | /** |
262 | * iwl_queue_init - Initialize queue's high/low-water and read/write indexes | |
263 | */ | |
443cfd45 | 264 | static int iwl_queue_init(struct iwl_priv *priv, struct iwl_queue *q, |
1053d35f RR |
265 | int count, int slots_num, u32 id) |
266 | { | |
267 | q->n_bd = count; | |
268 | q->n_window = slots_num; | |
269 | q->id = id; | |
270 | ||
271 | /* count must be power-of-two size, otherwise iwl_queue_inc_wrap | |
272 | * and iwl_queue_dec_wrap are broken. */ | |
273 | BUG_ON(!is_power_of_2(count)); | |
274 | ||
275 | /* slots_num must be power-of-two size, otherwise | |
276 | * get_cmd_index is broken. */ | |
277 | BUG_ON(!is_power_of_2(slots_num)); | |
278 | ||
279 | q->low_mark = q->n_window / 4; | |
280 | if (q->low_mark < 4) | |
281 | q->low_mark = 4; | |
282 | ||
283 | q->high_mark = q->n_window / 8; | |
284 | if (q->high_mark < 2) | |
285 | q->high_mark = 2; | |
286 | ||
287 | q->write_ptr = q->read_ptr = 0; | |
288 | ||
289 | return 0; | |
290 | } | |
291 | ||
292 | /** | |
293 | * iwl_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue | |
294 | */ | |
295 | static int iwl_tx_queue_alloc(struct iwl_priv *priv, | |
16466903 | 296 | struct iwl_tx_queue *txq, u32 id) |
1053d35f | 297 | { |
f36d04ab | 298 | struct device *dev = &priv->pci_dev->dev; |
3978e5bc | 299 | size_t tfd_sz = priv->hw_params.tfd_size * TFD_QUEUE_SIZE_MAX; |
1053d35f RR |
300 | |
301 | /* Driver private data, only for Tx (not command) queues, | |
302 | * not shared with device. */ | |
303 | if (id != IWL_CMD_QUEUE_NUM) { | |
304 | txq->txb = kmalloc(sizeof(txq->txb[0]) * | |
305 | TFD_QUEUE_SIZE_MAX, GFP_KERNEL); | |
306 | if (!txq->txb) { | |
15b1687c | 307 | IWL_ERR(priv, "kmalloc for auxiliary BD " |
1053d35f RR |
308 | "structures failed\n"); |
309 | goto error; | |
310 | } | |
3978e5bc | 311 | } else { |
1053d35f | 312 | txq->txb = NULL; |
3978e5bc | 313 | } |
1053d35f RR |
314 | |
315 | /* Circular buffer of transmit frame descriptors (TFDs), | |
316 | * shared with device */ | |
f36d04ab SG |
317 | txq->tfds = dma_alloc_coherent(dev, tfd_sz, &txq->q.dma_addr, |
318 | GFP_KERNEL); | |
499b1883 | 319 | if (!txq->tfds) { |
3978e5bc | 320 | IWL_ERR(priv, "pci_alloc_consistent(%zd) failed\n", tfd_sz); |
1053d35f RR |
321 | goto error; |
322 | } | |
323 | txq->q.id = id; | |
324 | ||
325 | return 0; | |
326 | ||
327 | error: | |
328 | kfree(txq->txb); | |
329 | txq->txb = NULL; | |
330 | ||
331 | return -ENOMEM; | |
332 | } | |
333 | ||
1053d35f RR |
334 | /** |
335 | * iwl_tx_queue_init - Allocate and initialize one tx/cmd queue | |
336 | */ | |
a8e74e27 SO |
337 | int iwl_tx_queue_init(struct iwl_priv *priv, struct iwl_tx_queue *txq, |
338 | int slots_num, u32 txq_id) | |
1053d35f | 339 | { |
da99c4b6 | 340 | int i, len; |
73b7d742 | 341 | int ret; |
c2acea8e | 342 | int actual_slots = slots_num; |
1053d35f RR |
343 | |
344 | /* | |
345 | * Alloc buffer array for commands (Tx or other types of commands). | |
346 | * For the command queue (#4), allocate command space + one big | |
347 | * command for scan, since scan command is very huge; the system will | |
348 | * not have two scans at the same time, so only one is needed. | |
349 | * For normal Tx queues (all other queues), no super-size command | |
350 | * space is needed. | |
351 | */ | |
c2acea8e JB |
352 | if (txq_id == IWL_CMD_QUEUE_NUM) |
353 | actual_slots++; | |
354 | ||
355 | txq->meta = kzalloc(sizeof(struct iwl_cmd_meta) * actual_slots, | |
356 | GFP_KERNEL); | |
357 | txq->cmd = kzalloc(sizeof(struct iwl_device_cmd *) * actual_slots, | |
358 | GFP_KERNEL); | |
359 | ||
360 | if (!txq->meta || !txq->cmd) | |
361 | goto out_free_arrays; | |
362 | ||
363 | len = sizeof(struct iwl_device_cmd); | |
364 | for (i = 0; i < actual_slots; i++) { | |
365 | /* only happens for cmd queue */ | |
366 | if (i == slots_num) | |
89612124 | 367 | len = IWL_MAX_CMD_SIZE; |
da99c4b6 | 368 | |
49898852 | 369 | txq->cmd[i] = kmalloc(len, GFP_KERNEL); |
da99c4b6 | 370 | if (!txq->cmd[i]) |
73b7d742 | 371 | goto err; |
da99c4b6 | 372 | } |
1053d35f RR |
373 | |
374 | /* Alloc driver data array and TFD circular buffer */ | |
73b7d742 TW |
375 | ret = iwl_tx_queue_alloc(priv, txq, txq_id); |
376 | if (ret) | |
377 | goto err; | |
1053d35f | 378 | |
1053d35f RR |
379 | txq->need_update = 0; |
380 | ||
1a716557 JB |
381 | /* |
382 | * Aggregation TX queues will get their ID when aggregation begins; | |
383 | * they overwrite the setting done here. The command FIFO doesn't | |
384 | * need an swq_id so don't set one to catch errors, all others can | |
385 | * be set up to the identity mapping. | |
386 | */ | |
387 | if (txq_id != IWL_CMD_QUEUE_NUM) | |
45af8195 JB |
388 | txq->swq_id = txq_id; |
389 | ||
1053d35f RR |
390 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise |
391 | * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */ | |
392 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); | |
393 | ||
394 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
395 | iwl_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id); | |
396 | ||
397 | /* Tell device where to find queue */ | |
a8e74e27 | 398 | priv->cfg->ops->lib->txq_init(priv, txq); |
1053d35f RR |
399 | |
400 | return 0; | |
73b7d742 | 401 | err: |
c2acea8e | 402 | for (i = 0; i < actual_slots; i++) |
73b7d742 | 403 | kfree(txq->cmd[i]); |
c2acea8e JB |
404 | out_free_arrays: |
405 | kfree(txq->meta); | |
406 | kfree(txq->cmd); | |
73b7d742 | 407 | |
73b7d742 | 408 | return -ENOMEM; |
1053d35f | 409 | } |
a8e74e27 SO |
410 | EXPORT_SYMBOL(iwl_tx_queue_init); |
411 | ||
da1bc453 TW |
412 | /** |
413 | * iwl_hw_txq_ctx_free - Free TXQ Context | |
414 | * | |
415 | * Destroy all TX DMA queues and structures | |
416 | */ | |
417 | void iwl_hw_txq_ctx_free(struct iwl_priv *priv) | |
418 | { | |
419 | int txq_id; | |
420 | ||
421 | /* Tx queues */ | |
77ca7d9e | 422 | if (priv->txq) { |
88804e2b WYG |
423 | for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; |
424 | txq_id++) | |
425 | if (txq_id == IWL_CMD_QUEUE_NUM) | |
426 | iwl_cmd_queue_free(priv); | |
427 | else | |
428 | iwl_tx_queue_free(priv, txq_id); | |
77ca7d9e | 429 | } |
4ddbb7d0 TW |
430 | iwl_free_dma_ptr(priv, &priv->kw); |
431 | ||
432 | iwl_free_dma_ptr(priv, &priv->scd_bc_tbls); | |
88804e2b WYG |
433 | |
434 | /* free tx queue structure */ | |
435 | iwl_free_txq_mem(priv); | |
da1bc453 TW |
436 | } |
437 | EXPORT_SYMBOL(iwl_hw_txq_ctx_free); | |
438 | ||
1053d35f RR |
439 | /** |
440 | * iwl_txq_ctx_reset - Reset TX queue context | |
a96a27f9 | 441 | * Destroys all DMA structures and initialize them again |
1053d35f RR |
442 | * |
443 | * @param priv | |
444 | * @return error code | |
445 | */ | |
446 | int iwl_txq_ctx_reset(struct iwl_priv *priv) | |
447 | { | |
448 | int ret = 0; | |
449 | int txq_id, slots_num; | |
da1bc453 | 450 | unsigned long flags; |
1053d35f | 451 | |
1053d35f RR |
452 | /* Free all tx/cmd queues and keep-warm buffer */ |
453 | iwl_hw_txq_ctx_free(priv); | |
454 | ||
4ddbb7d0 TW |
455 | ret = iwl_alloc_dma_ptr(priv, &priv->scd_bc_tbls, |
456 | priv->hw_params.scd_bc_tbls_size); | |
457 | if (ret) { | |
15b1687c | 458 | IWL_ERR(priv, "Scheduler BC Table allocation failed\n"); |
4ddbb7d0 TW |
459 | goto error_bc_tbls; |
460 | } | |
1053d35f | 461 | /* Alloc keep-warm buffer */ |
4ddbb7d0 | 462 | ret = iwl_alloc_dma_ptr(priv, &priv->kw, IWL_KW_SIZE); |
1053d35f | 463 | if (ret) { |
15b1687c | 464 | IWL_ERR(priv, "Keep Warm allocation failed\n"); |
1053d35f RR |
465 | goto error_kw; |
466 | } | |
88804e2b WYG |
467 | |
468 | /* allocate tx queue structure */ | |
469 | ret = iwl_alloc_txq_mem(priv); | |
470 | if (ret) | |
471 | goto error; | |
472 | ||
da1bc453 | 473 | spin_lock_irqsave(&priv->lock, flags); |
1053d35f RR |
474 | |
475 | /* Turn off all Tx DMA fifos */ | |
da1bc453 TW |
476 | priv->cfg->ops->lib->txq_set_sched(priv, 0); |
477 | ||
4ddbb7d0 TW |
478 | /* Tell NIC where to find the "keep warm" buffer */ |
479 | iwl_write_direct32(priv, FH_KW_MEM_ADDR_REG, priv->kw.dma >> 4); | |
480 | ||
da1bc453 TW |
481 | spin_unlock_irqrestore(&priv->lock, flags); |
482 | ||
da1bc453 | 483 | /* Alloc and init all Tx queues, including the command queue (#4) */ |
1053d35f RR |
484 | for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) { |
485 | slots_num = (txq_id == IWL_CMD_QUEUE_NUM) ? | |
486 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; | |
487 | ret = iwl_tx_queue_init(priv, &priv->txq[txq_id], slots_num, | |
488 | txq_id); | |
489 | if (ret) { | |
15b1687c | 490 | IWL_ERR(priv, "Tx %d queue init failed\n", txq_id); |
1053d35f RR |
491 | goto error; |
492 | } | |
493 | } | |
494 | ||
495 | return ret; | |
496 | ||
497 | error: | |
498 | iwl_hw_txq_ctx_free(priv); | |
4ddbb7d0 | 499 | iwl_free_dma_ptr(priv, &priv->kw); |
1053d35f | 500 | error_kw: |
4ddbb7d0 TW |
501 | iwl_free_dma_ptr(priv, &priv->scd_bc_tbls); |
502 | error_bc_tbls: | |
1053d35f RR |
503 | return ret; |
504 | } | |
a33c2f47 | 505 | |
da1bc453 TW |
506 | /** |
507 | * iwl_txq_ctx_stop - Stop all Tx DMA channels, free Tx queue memory | |
508 | */ | |
509 | void iwl_txq_ctx_stop(struct iwl_priv *priv) | |
510 | { | |
f3f911d1 | 511 | int ch; |
da1bc453 TW |
512 | unsigned long flags; |
513 | ||
da1bc453 TW |
514 | /* Turn off all Tx DMA fifos */ |
515 | spin_lock_irqsave(&priv->lock, flags); | |
da1bc453 TW |
516 | |
517 | priv->cfg->ops->lib->txq_set_sched(priv, 0); | |
518 | ||
519 | /* Stop each Tx DMA channel, and wait for it to be idle */ | |
f3f911d1 ZY |
520 | for (ch = 0; ch < priv->hw_params.dma_chnl_num; ch++) { |
521 | iwl_write_direct32(priv, FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0); | |
da1bc453 | 522 | iwl_poll_direct_bit(priv, FH_TSSR_TX_STATUS_REG, |
f3f911d1 | 523 | FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), |
f056658b | 524 | 1000); |
da1bc453 | 525 | } |
da1bc453 TW |
526 | spin_unlock_irqrestore(&priv->lock, flags); |
527 | ||
528 | /* Deallocate memory for all Tx queues */ | |
529 | iwl_hw_txq_ctx_free(priv); | |
530 | } | |
531 | EXPORT_SYMBOL(iwl_txq_ctx_stop); | |
fd4abac5 TW |
532 | |
533 | /* | |
534 | * handle build REPLY_TX command notification. | |
535 | */ | |
536 | static void iwl_tx_cmd_build_basic(struct iwl_priv *priv, | |
537 | struct iwl_tx_cmd *tx_cmd, | |
e039fa4a | 538 | struct ieee80211_tx_info *info, |
fd4abac5 | 539 | struct ieee80211_hdr *hdr, |
0e7690f1 | 540 | u8 std_id) |
fd4abac5 | 541 | { |
fd7c8a40 | 542 | __le16 fc = hdr->frame_control; |
fd4abac5 TW |
543 | __le32 tx_flags = tx_cmd->tx_flags; |
544 | ||
545 | tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; | |
e039fa4a | 546 | if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) { |
fd4abac5 | 547 | tx_flags |= TX_CMD_FLG_ACK_MSK; |
fd7c8a40 | 548 | if (ieee80211_is_mgmt(fc)) |
fd4abac5 | 549 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; |
fd7c8a40 | 550 | if (ieee80211_is_probe_resp(fc) && |
fd4abac5 TW |
551 | !(le16_to_cpu(hdr->seq_ctrl) & 0xf)) |
552 | tx_flags |= TX_CMD_FLG_TSF_MSK; | |
553 | } else { | |
554 | tx_flags &= (~TX_CMD_FLG_ACK_MSK); | |
555 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
556 | } | |
557 | ||
fd7c8a40 | 558 | if (ieee80211_is_back_req(fc)) |
fd4abac5 TW |
559 | tx_flags |= TX_CMD_FLG_ACK_MSK | TX_CMD_FLG_IMM_BA_RSP_MASK; |
560 | ||
561 | ||
562 | tx_cmd->sta_id = std_id; | |
8b7b1e05 | 563 | if (ieee80211_has_morefrags(fc)) |
fd4abac5 TW |
564 | tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK; |
565 | ||
fd7c8a40 HH |
566 | if (ieee80211_is_data_qos(fc)) { |
567 | u8 *qc = ieee80211_get_qos_ctl(hdr); | |
fd4abac5 TW |
568 | tx_cmd->tid_tspec = qc[0] & 0xf; |
569 | tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK; | |
570 | } else { | |
571 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
572 | } | |
573 | ||
a326a5d0 | 574 | priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags); |
fd4abac5 TW |
575 | |
576 | if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK)) | |
577 | tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK; | |
578 | ||
579 | tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK); | |
fd7c8a40 HH |
580 | if (ieee80211_is_mgmt(fc)) { |
581 | if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc)) | |
fd4abac5 TW |
582 | tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3); |
583 | else | |
584 | tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2); | |
585 | } else { | |
586 | tx_cmd->timeout.pm_frame_timeout = 0; | |
587 | } | |
588 | ||
589 | tx_cmd->driver_txop = 0; | |
590 | tx_cmd->tx_flags = tx_flags; | |
591 | tx_cmd->next_frame_len = 0; | |
592 | } | |
593 | ||
594 | #define RTS_HCCA_RETRY_LIMIT 3 | |
595 | #define RTS_DFAULT_RETRY_LIMIT 60 | |
596 | ||
597 | static void iwl_tx_cmd_build_rate(struct iwl_priv *priv, | |
598 | struct iwl_tx_cmd *tx_cmd, | |
e039fa4a | 599 | struct ieee80211_tx_info *info, |
b58ef214 | 600 | __le16 fc, int is_hcca) |
fd4abac5 | 601 | { |
b58ef214 | 602 | u32 rate_flags; |
76eff18b | 603 | int rate_idx; |
b58ef214 DH |
604 | u8 rts_retry_limit; |
605 | u8 data_retry_limit; | |
fd4abac5 | 606 | u8 rate_plcp; |
2e92e6f2 | 607 | |
b58ef214 | 608 | /* Set retry limit on DATA packets and Probe Responses*/ |
1f0436f4 | 609 | if (ieee80211_is_probe_resp(fc)) |
b58ef214 DH |
610 | data_retry_limit = 3; |
611 | else | |
612 | data_retry_limit = IWL_DEFAULT_TX_RETRY; | |
613 | tx_cmd->data_retry_limit = data_retry_limit; | |
fd4abac5 | 614 | |
b58ef214 DH |
615 | /* Set retry limit on RTS packets */ |
616 | rts_retry_limit = (is_hcca) ? RTS_HCCA_RETRY_LIMIT : | |
617 | RTS_DFAULT_RETRY_LIMIT; | |
618 | if (data_retry_limit < rts_retry_limit) | |
619 | rts_retry_limit = data_retry_limit; | |
620 | tx_cmd->rts_retry_limit = rts_retry_limit; | |
fd4abac5 | 621 | |
b58ef214 DH |
622 | /* DATA packets will use the uCode station table for rate/antenna |
623 | * selection */ | |
fd4abac5 TW |
624 | if (ieee80211_is_data(fc)) { |
625 | tx_cmd->initial_rate_index = 0; | |
626 | tx_cmd->tx_flags |= TX_CMD_FLG_STA_RATE_MSK; | |
b58ef214 DH |
627 | return; |
628 | } | |
629 | ||
630 | /** | |
631 | * If the current TX rate stored in mac80211 has the MCS bit set, it's | |
632 | * not really a TX rate. Thus, we use the lowest supported rate for | |
633 | * this band. Also use the lowest supported rate if the stored rate | |
634 | * index is invalid. | |
635 | */ | |
636 | rate_idx = info->control.rates[0].idx; | |
637 | if (info->control.rates[0].flags & IEEE80211_TX_RC_MCS || | |
638 | (rate_idx < 0) || (rate_idx > IWL_RATE_COUNT_LEGACY)) | |
639 | rate_idx = rate_lowest_index(&priv->bands[info->band], | |
640 | info->control.sta); | |
641 | /* For 5 GHZ band, remap mac80211 rate indices into driver indices */ | |
642 | if (info->band == IEEE80211_BAND_5GHZ) | |
643 | rate_idx += IWL_FIRST_OFDM_RATE; | |
644 | /* Get PLCP rate for tx_cmd->rate_n_flags */ | |
645 | rate_plcp = iwl_rates[rate_idx].plcp; | |
646 | /* Zero out flags for this packet */ | |
647 | rate_flags = 0; | |
fd4abac5 | 648 | |
b58ef214 DH |
649 | /* Set CCK flag as needed */ |
650 | if ((rate_idx >= IWL_FIRST_CCK_RATE) && (rate_idx <= IWL_LAST_CCK_RATE)) | |
651 | rate_flags |= RATE_MCS_CCK_MSK; | |
652 | ||
653 | /* Set up RTS and CTS flags for certain packets */ | |
654 | switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) { | |
655 | case cpu_to_le16(IEEE80211_STYPE_AUTH): | |
656 | case cpu_to_le16(IEEE80211_STYPE_DEAUTH): | |
657 | case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ): | |
658 | case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ): | |
659 | if (tx_cmd->tx_flags & TX_CMD_FLG_RTS_MSK) { | |
660 | tx_cmd->tx_flags &= ~TX_CMD_FLG_RTS_MSK; | |
661 | tx_cmd->tx_flags |= TX_CMD_FLG_CTS_MSK; | |
662 | } | |
663 | break; | |
664 | default: | |
665 | break; | |
fd4abac5 TW |
666 | } |
667 | ||
b58ef214 DH |
668 | /* Set up antennas */ |
669 | priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant); | |
670 | rate_flags |= iwl_ant_idx_to_flags(priv->mgmt_tx_ant); | |
671 | ||
672 | /* Set the rate in the TX cmd */ | |
e7d326ac | 673 | tx_cmd->rate_n_flags = iwl_hw_set_rate_n_flags(rate_plcp, rate_flags); |
fd4abac5 TW |
674 | } |
675 | ||
676 | static void iwl_tx_cmd_build_hwcrypto(struct iwl_priv *priv, | |
e039fa4a | 677 | struct ieee80211_tx_info *info, |
fd4abac5 TW |
678 | struct iwl_tx_cmd *tx_cmd, |
679 | struct sk_buff *skb_frag, | |
680 | int sta_id) | |
681 | { | |
e039fa4a | 682 | struct ieee80211_key_conf *keyconf = info->control.hw_key; |
fd4abac5 | 683 | |
ccc038ab | 684 | switch (keyconf->alg) { |
fd4abac5 TW |
685 | case ALG_CCMP: |
686 | tx_cmd->sec_ctl = TX_CMD_SEC_CCM; | |
ccc038ab | 687 | memcpy(tx_cmd->key, keyconf->key, keyconf->keylen); |
e039fa4a | 688 | if (info->flags & IEEE80211_TX_CTL_AMPDU) |
fd4abac5 | 689 | tx_cmd->tx_flags |= TX_CMD_FLG_AGG_CCMP_MSK; |
e1623446 | 690 | IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n"); |
fd4abac5 TW |
691 | break; |
692 | ||
693 | case ALG_TKIP: | |
694 | tx_cmd->sec_ctl = TX_CMD_SEC_TKIP; | |
ccc038ab | 695 | ieee80211_get_tkip_key(keyconf, skb_frag, |
fd4abac5 | 696 | IEEE80211_TKIP_P2_KEY, tx_cmd->key); |
e1623446 | 697 | IWL_DEBUG_TX(priv, "tx_cmd with tkip hwcrypto\n"); |
fd4abac5 TW |
698 | break; |
699 | ||
700 | case ALG_WEP: | |
fd4abac5 | 701 | tx_cmd->sec_ctl |= (TX_CMD_SEC_WEP | |
ccc038ab EG |
702 | (keyconf->keyidx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT); |
703 | ||
704 | if (keyconf->keylen == WEP_KEY_LEN_128) | |
705 | tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128; | |
706 | ||
707 | memcpy(&tx_cmd->key[3], keyconf->key, keyconf->keylen); | |
fd4abac5 | 708 | |
e1623446 | 709 | IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption " |
ccc038ab | 710 | "with key %d\n", keyconf->keyidx); |
fd4abac5 TW |
711 | break; |
712 | ||
713 | default: | |
978785a3 | 714 | IWL_ERR(priv, "Unknown encode alg %d\n", keyconf->alg); |
fd4abac5 TW |
715 | break; |
716 | } | |
717 | } | |
718 | ||
fd4abac5 TW |
719 | /* |
720 | * start REPLY_TX command process | |
721 | */ | |
e039fa4a | 722 | int iwl_tx_skb(struct iwl_priv *priv, struct sk_buff *skb) |
fd4abac5 TW |
723 | { |
724 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data; | |
e039fa4a | 725 | struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb); |
6ab10ff8 JB |
726 | struct ieee80211_sta *sta = info->control.sta; |
727 | struct iwl_station_priv *sta_priv = NULL; | |
f3674227 TW |
728 | struct iwl_tx_queue *txq; |
729 | struct iwl_queue *q; | |
c2acea8e JB |
730 | struct iwl_device_cmd *out_cmd; |
731 | struct iwl_cmd_meta *out_meta; | |
f3674227 TW |
732 | struct iwl_tx_cmd *tx_cmd; |
733 | int swq_id, txq_id; | |
fd4abac5 TW |
734 | dma_addr_t phys_addr; |
735 | dma_addr_t txcmd_phys; | |
736 | dma_addr_t scratch_phys; | |
be1a71a1 | 737 | u16 len, len_org, firstlen, secondlen; |
fd4abac5 | 738 | u16 seq_number = 0; |
fd7c8a40 | 739 | __le16 fc; |
0e7690f1 | 740 | u8 hdr_len; |
f3674227 | 741 | u8 sta_id; |
fd4abac5 TW |
742 | u8 wait_write_ptr = 0; |
743 | u8 tid = 0; | |
744 | u8 *qc = NULL; | |
745 | unsigned long flags; | |
fd4abac5 TW |
746 | |
747 | spin_lock_irqsave(&priv->lock, flags); | |
748 | if (iwl_is_rfkill(priv)) { | |
e1623446 | 749 | IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n"); |
fd4abac5 TW |
750 | goto drop_unlock; |
751 | } | |
752 | ||
fd7c8a40 | 753 | fc = hdr->frame_control; |
fd4abac5 TW |
754 | |
755 | #ifdef CONFIG_IWLWIFI_DEBUG | |
756 | if (ieee80211_is_auth(fc)) | |
e1623446 | 757 | IWL_DEBUG_TX(priv, "Sending AUTH frame\n"); |
fd7c8a40 | 758 | else if (ieee80211_is_assoc_req(fc)) |
e1623446 | 759 | IWL_DEBUG_TX(priv, "Sending ASSOC frame\n"); |
fd7c8a40 | 760 | else if (ieee80211_is_reassoc_req(fc)) |
e1623446 | 761 | IWL_DEBUG_TX(priv, "Sending REASSOC frame\n"); |
fd4abac5 TW |
762 | #endif |
763 | ||
aa065263 | 764 | /* drop all non-injected data frame if we are not associated */ |
fd7c8a40 | 765 | if (ieee80211_is_data(fc) && |
aa065263 | 766 | !(info->flags & IEEE80211_TX_CTL_INJECTED) && |
d10c4ec8 | 767 | (!iwl_is_associated(priv) || |
05c914fe | 768 | ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id) || |
d10c4ec8 | 769 | !priv->assoc_station_added)) { |
e1623446 | 770 | IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n"); |
fd4abac5 TW |
771 | goto drop_unlock; |
772 | } | |
773 | ||
7294ec95 | 774 | hdr_len = ieee80211_hdrlen(fc); |
fd4abac5 TW |
775 | |
776 | /* Find (or create) index into station table for destination station */ | |
aa065263 GS |
777 | if (info->flags & IEEE80211_TX_CTL_INJECTED) |
778 | sta_id = priv->hw_params.bcast_sta_id; | |
779 | else | |
780 | sta_id = iwl_get_sta_id(priv, hdr); | |
fd4abac5 | 781 | if (sta_id == IWL_INVALID_STATION) { |
e1623446 | 782 | IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n", |
e174961c | 783 | hdr->addr1); |
3995bd93 | 784 | goto drop_unlock; |
fd4abac5 TW |
785 | } |
786 | ||
e1623446 | 787 | IWL_DEBUG_TX(priv, "station Id %d\n", sta_id); |
fd4abac5 | 788 | |
6ab10ff8 JB |
789 | if (sta) |
790 | sta_priv = (void *)sta->drv_priv; | |
791 | ||
792 | if (sta_priv && sta_id != priv->hw_params.bcast_sta_id && | |
793 | sta_priv->asleep) { | |
794 | WARN_ON(!(info->flags & IEEE80211_TX_CTL_PSPOLL_RESPONSE)); | |
795 | /* | |
796 | * This sends an asynchronous command to the device, | |
797 | * but we can rely on it being processed before the | |
798 | * next frame is processed -- and the next frame to | |
799 | * this station is the one that will consume this | |
800 | * counter. | |
801 | * For now set the counter to just 1 since we do not | |
802 | * support uAPSD yet. | |
803 | */ | |
804 | iwl_sta_modify_sleep_tx_count(priv, sta_id, 1); | |
805 | } | |
806 | ||
45af8195 | 807 | txq_id = skb_get_queue_mapping(skb); |
fd7c8a40 HH |
808 | if (ieee80211_is_data_qos(fc)) { |
809 | qc = ieee80211_get_qos_ctl(hdr); | |
7294ec95 | 810 | tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK; |
e6a6cf4c RC |
811 | if (unlikely(tid >= MAX_TID_COUNT)) |
812 | goto drop_unlock; | |
f3674227 TW |
813 | seq_number = priv->stations[sta_id].tid[tid].seq_number; |
814 | seq_number &= IEEE80211_SCTL_SEQ; | |
815 | hdr->seq_ctrl = hdr->seq_ctrl & | |
c1b4aa3f | 816 | cpu_to_le16(IEEE80211_SCTL_FRAG); |
f3674227 | 817 | hdr->seq_ctrl |= cpu_to_le16(seq_number); |
fd4abac5 | 818 | seq_number += 0x10; |
fd4abac5 | 819 | /* aggregation is on for this <sta,tid> */ |
45d42700 WYG |
820 | if (info->flags & IEEE80211_TX_CTL_AMPDU && |
821 | priv->stations[sta_id].tid[tid].agg.state == IWL_AGG_ON) { | |
fd4abac5 | 822 | txq_id = priv->stations[sta_id].tid[tid].agg.txq_id; |
45d42700 | 823 | } |
fd4abac5 TW |
824 | } |
825 | ||
fd4abac5 | 826 | txq = &priv->txq[txq_id]; |
45af8195 | 827 | swq_id = txq->swq_id; |
fd4abac5 TW |
828 | q = &txq->q; |
829 | ||
3995bd93 JB |
830 | if (unlikely(iwl_queue_space(q) < q->high_mark)) |
831 | goto drop_unlock; | |
832 | ||
833 | if (ieee80211_is_data_qos(fc)) | |
834 | priv->stations[sta_id].tid[tid].tfds_in_queue++; | |
fd4abac5 | 835 | |
fd4abac5 TW |
836 | /* Set up driver data for this TFD */ |
837 | memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info)); | |
838 | txq->txb[q->write_ptr].skb[0] = skb; | |
fd4abac5 TW |
839 | |
840 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ | |
b88b15df | 841 | out_cmd = txq->cmd[q->write_ptr]; |
c2acea8e | 842 | out_meta = &txq->meta[q->write_ptr]; |
fd4abac5 TW |
843 | tx_cmd = &out_cmd->cmd.tx; |
844 | memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr)); | |
845 | memset(tx_cmd, 0, sizeof(struct iwl_tx_cmd)); | |
846 | ||
847 | /* | |
848 | * Set up the Tx-command (not MAC!) header. | |
849 | * Store the chosen Tx queue and TFD index within the sequence field; | |
850 | * after Tx, uCode's Tx response will return this value so driver can | |
851 | * locate the frame within the tx queue and do post-tx processing. | |
852 | */ | |
853 | out_cmd->hdr.cmd = REPLY_TX; | |
854 | out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
855 | INDEX_TO_SEQ(q->write_ptr))); | |
856 | ||
857 | /* Copy MAC header from skb into command buffer */ | |
858 | memcpy(tx_cmd->hdr, hdr, hdr_len); | |
859 | ||
df833b1d RC |
860 | |
861 | /* Total # bytes to be transmitted */ | |
862 | len = (u16)skb->len; | |
863 | tx_cmd->len = cpu_to_le16(len); | |
864 | ||
865 | if (info->control.hw_key) | |
866 | iwl_tx_cmd_build_hwcrypto(priv, info, tx_cmd, skb, sta_id); | |
867 | ||
868 | /* TODO need this for burst mode later on */ | |
869 | iwl_tx_cmd_build_basic(priv, tx_cmd, info, hdr, sta_id); | |
20594eb0 | 870 | iwl_dbg_log_tx_data_frame(priv, len, hdr); |
df833b1d RC |
871 | |
872 | /* set is_hcca to 0; it probably will never be implemented */ | |
b58ef214 | 873 | iwl_tx_cmd_build_rate(priv, tx_cmd, info, fc, 0); |
df833b1d | 874 | |
22fdf3c9 | 875 | iwl_update_stats(priv, true, fc, len); |
fd4abac5 TW |
876 | /* |
877 | * Use the first empty entry in this queue's command buffer array | |
878 | * to contain the Tx command and MAC header concatenated together | |
879 | * (payload data will be in another buffer). | |
880 | * Size of this varies, due to varying MAC header length. | |
881 | * If end is not dword aligned, we'll have 2 extra bytes at the end | |
882 | * of the MAC header (device reads on dword boundaries). | |
883 | * We'll tell device about this padding later. | |
884 | */ | |
885 | len = sizeof(struct iwl_tx_cmd) + | |
886 | sizeof(struct iwl_cmd_header) + hdr_len; | |
887 | ||
888 | len_org = len; | |
be1a71a1 | 889 | firstlen = len = (len + 3) & ~3; |
fd4abac5 TW |
890 | |
891 | if (len_org != len) | |
892 | len_org = 1; | |
893 | else | |
894 | len_org = 0; | |
895 | ||
df833b1d RC |
896 | /* Tell NIC about any 2-byte padding after MAC header */ |
897 | if (len_org) | |
898 | tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK; | |
899 | ||
fd4abac5 TW |
900 | /* Physical address of this Tx command's header (not MAC header!), |
901 | * within command buffer array. */ | |
499b1883 | 902 | txcmd_phys = pci_map_single(priv->pci_dev, |
df833b1d | 903 | &out_cmd->hdr, len, |
96891cee | 904 | PCI_DMA_BIDIRECTIONAL); |
c2acea8e JB |
905 | pci_unmap_addr_set(out_meta, mapping, txcmd_phys); |
906 | pci_unmap_len_set(out_meta, len, len); | |
fd4abac5 TW |
907 | /* Add buffer containing Tx command and MAC(!) header to TFD's |
908 | * first entry */ | |
7aaa1d79 SO |
909 | priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq, |
910 | txcmd_phys, len, 1, 0); | |
fd4abac5 | 911 | |
df833b1d RC |
912 | if (!ieee80211_has_morefrags(hdr->frame_control)) { |
913 | txq->need_update = 1; | |
914 | if (qc) | |
915 | priv->stations[sta_id].tid[tid].seq_number = seq_number; | |
916 | } else { | |
917 | wait_write_ptr = 1; | |
918 | txq->need_update = 0; | |
919 | } | |
fd4abac5 TW |
920 | |
921 | /* Set up TFD's 2nd entry to point directly to remainder of skb, | |
922 | * if any (802.11 null frames have no payload). */ | |
be1a71a1 | 923 | secondlen = len = skb->len - hdr_len; |
fd4abac5 TW |
924 | if (len) { |
925 | phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len, | |
926 | len, PCI_DMA_TODEVICE); | |
7aaa1d79 SO |
927 | priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq, |
928 | phys_addr, len, | |
929 | 0, 0); | |
fd4abac5 TW |
930 | } |
931 | ||
fd4abac5 | 932 | scratch_phys = txcmd_phys + sizeof(struct iwl_cmd_header) + |
df833b1d RC |
933 | offsetof(struct iwl_tx_cmd, scratch); |
934 | ||
935 | len = sizeof(struct iwl_tx_cmd) + | |
936 | sizeof(struct iwl_cmd_header) + hdr_len; | |
937 | /* take back ownership of DMA buffer to enable update */ | |
938 | pci_dma_sync_single_for_cpu(priv->pci_dev, txcmd_phys, | |
939 | len, PCI_DMA_BIDIRECTIONAL); | |
fd4abac5 | 940 | tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys); |
499b1883 | 941 | tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys); |
fd4abac5 | 942 | |
d2ee9cd2 RC |
943 | IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n", |
944 | le16_to_cpu(out_cmd->hdr.sequence)); | |
945 | IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx_cmd->tx_flags)); | |
3d816c77 RC |
946 | iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd, sizeof(*tx_cmd)); |
947 | iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr, hdr_len); | |
fd4abac5 TW |
948 | |
949 | /* Set up entry for this TFD in Tx byte-count array */ | |
7b80ece4 RC |
950 | if (info->flags & IEEE80211_TX_CTL_AMPDU) |
951 | priv->cfg->ops->lib->txq_update_byte_cnt_tbl(priv, txq, | |
df833b1d RC |
952 | le16_to_cpu(tx_cmd->len)); |
953 | ||
954 | pci_dma_sync_single_for_device(priv->pci_dev, txcmd_phys, | |
955 | len, PCI_DMA_BIDIRECTIONAL); | |
fd4abac5 | 956 | |
be1a71a1 JB |
957 | trace_iwlwifi_dev_tx(priv, |
958 | &((struct iwl_tfd *)txq->tfds)[txq->q.write_ptr], | |
959 | sizeof(struct iwl_tfd), | |
960 | &out_cmd->hdr, firstlen, | |
961 | skb->data + hdr_len, secondlen); | |
962 | ||
fd4abac5 TW |
963 | /* Tell device the write index *just past* this latest filled TFD */ |
964 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
7bfedc59 | 965 | iwl_txq_update_write_ptr(priv, txq); |
fd4abac5 TW |
966 | spin_unlock_irqrestore(&priv->lock, flags); |
967 | ||
6ab10ff8 JB |
968 | /* |
969 | * At this point the frame is "transmitted" successfully | |
970 | * and we will get a TX status notification eventually, | |
971 | * regardless of the value of ret. "ret" only indicates | |
972 | * whether or not we should update the write pointer. | |
973 | */ | |
974 | ||
975 | /* avoid atomic ops if it isn't an associated client */ | |
976 | if (sta_priv && sta_priv->client) | |
977 | atomic_inc(&sta_priv->pending_frames); | |
978 | ||
143b09ef | 979 | if ((iwl_queue_space(q) < q->high_mark) && priv->mac80211_registered) { |
fd4abac5 TW |
980 | if (wait_write_ptr) { |
981 | spin_lock_irqsave(&priv->lock, flags); | |
982 | txq->need_update = 1; | |
983 | iwl_txq_update_write_ptr(priv, txq); | |
984 | spin_unlock_irqrestore(&priv->lock, flags); | |
143b09ef | 985 | } else { |
e4e72fb4 | 986 | iwl_stop_queue(priv, txq->swq_id); |
fd4abac5 | 987 | } |
fd4abac5 TW |
988 | } |
989 | ||
990 | return 0; | |
991 | ||
992 | drop_unlock: | |
993 | spin_unlock_irqrestore(&priv->lock, flags); | |
fd4abac5 TW |
994 | return -1; |
995 | } | |
996 | EXPORT_SYMBOL(iwl_tx_skb); | |
997 | ||
998 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ | |
999 | ||
1000 | /** | |
1001 | * iwl_enqueue_hcmd - enqueue a uCode command | |
1002 | * @priv: device private data point | |
1003 | * @cmd: a point to the ucode command structure | |
1004 | * | |
1005 | * The function returns < 0 values to indicate the operation is | |
1006 | * failed. On success, it turns the index (> 0) of command in the | |
1007 | * command queue. | |
1008 | */ | |
1009 | int iwl_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd) | |
1010 | { | |
1011 | struct iwl_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM]; | |
1012 | struct iwl_queue *q = &txq->q; | |
c2acea8e JB |
1013 | struct iwl_device_cmd *out_cmd; |
1014 | struct iwl_cmd_meta *out_meta; | |
fd4abac5 | 1015 | dma_addr_t phys_addr; |
fd4abac5 | 1016 | unsigned long flags; |
7bfedc59 | 1017 | int len; |
f3674227 TW |
1018 | u32 idx; |
1019 | u16 fix_size; | |
fd4abac5 TW |
1020 | |
1021 | cmd->len = priv->cfg->ops->utils->get_hcmd_size(cmd->id, cmd->len); | |
1022 | fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr)); | |
1023 | ||
1024 | /* If any of the command structures end up being larger than | |
1025 | * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then | |
89612124 AK |
1026 | * we will need to increase the size of the TFD entries |
1027 | * Also, check to see if command buffer should not exceed the size | |
1028 | * of device_cmd and max_cmd_size. */ | |
fd4abac5 | 1029 | BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) && |
c2acea8e | 1030 | !(cmd->flags & CMD_SIZE_HUGE)); |
89612124 | 1031 | BUG_ON(fix_size > IWL_MAX_CMD_SIZE); |
fd4abac5 | 1032 | |
7812b167 | 1033 | if (iwl_is_rfkill(priv) || iwl_is_ctkill(priv)) { |
f2f21b49 RC |
1034 | IWL_WARN(priv, "Not sending command - %s KILL\n", |
1035 | iwl_is_rfkill(priv) ? "RF" : "CT"); | |
fd4abac5 TW |
1036 | return -EIO; |
1037 | } | |
1038 | ||
c2acea8e | 1039 | if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) { |
2d237f71 | 1040 | IWL_ERR(priv, "No space in command queue\n"); |
7812b167 WYG |
1041 | if (iwl_within_ct_kill_margin(priv)) |
1042 | iwl_tt_enter_ct_kill(priv); | |
1043 | else { | |
1044 | IWL_ERR(priv, "Restarting adapter due to queue full\n"); | |
1045 | queue_work(priv->workqueue, &priv->restart); | |
1046 | } | |
fd4abac5 TW |
1047 | return -ENOSPC; |
1048 | } | |
1049 | ||
1050 | spin_lock_irqsave(&priv->hcmd_lock, flags); | |
1051 | ||
c2acea8e | 1052 | idx = get_cmd_index(q, q->write_ptr, cmd->flags & CMD_SIZE_HUGE); |
da99c4b6 | 1053 | out_cmd = txq->cmd[idx]; |
c2acea8e JB |
1054 | out_meta = &txq->meta[idx]; |
1055 | ||
8ce73f3a | 1056 | memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */ |
c2acea8e JB |
1057 | out_meta->flags = cmd->flags; |
1058 | if (cmd->flags & CMD_WANT_SKB) | |
1059 | out_meta->source = cmd; | |
1060 | if (cmd->flags & CMD_ASYNC) | |
1061 | out_meta->callback = cmd->callback; | |
fd4abac5 TW |
1062 | |
1063 | out_cmd->hdr.cmd = cmd->id; | |
fd4abac5 TW |
1064 | memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len); |
1065 | ||
1066 | /* At this point, the out_cmd now has all of the incoming cmd | |
1067 | * information */ | |
1068 | ||
1069 | out_cmd->hdr.flags = 0; | |
1070 | out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) | | |
1071 | INDEX_TO_SEQ(q->write_ptr)); | |
c2acea8e | 1072 | if (cmd->flags & CMD_SIZE_HUGE) |
9734cb23 | 1073 | out_cmd->hdr.sequence |= SEQ_HUGE_FRAME; |
c2acea8e | 1074 | len = sizeof(struct iwl_device_cmd); |
89612124 AK |
1075 | if (idx == TFD_CMD_SLOTS) |
1076 | len = IWL_MAX_CMD_SIZE; | |
fd4abac5 | 1077 | |
ded2ae7c EK |
1078 | #ifdef CONFIG_IWLWIFI_DEBUG |
1079 | switch (out_cmd->hdr.cmd) { | |
1080 | case REPLY_TX_LINK_QUALITY_CMD: | |
1081 | case SENSITIVITY_CMD: | |
e1623446 | 1082 | IWL_DEBUG_HC_DUMP(priv, "Sending command %s (#%x), seq: 0x%04X, " |
ded2ae7c EK |
1083 | "%d bytes at %d[%d]:%d\n", |
1084 | get_cmd_string(out_cmd->hdr.cmd), | |
1085 | out_cmd->hdr.cmd, | |
1086 | le16_to_cpu(out_cmd->hdr.sequence), fix_size, | |
1087 | q->write_ptr, idx, IWL_CMD_QUEUE_NUM); | |
1088 | break; | |
1089 | default: | |
e1623446 | 1090 | IWL_DEBUG_HC(priv, "Sending command %s (#%x), seq: 0x%04X, " |
ded2ae7c EK |
1091 | "%d bytes at %d[%d]:%d\n", |
1092 | get_cmd_string(out_cmd->hdr.cmd), | |
1093 | out_cmd->hdr.cmd, | |
1094 | le16_to_cpu(out_cmd->hdr.sequence), fix_size, | |
1095 | q->write_ptr, idx, IWL_CMD_QUEUE_NUM); | |
1096 | } | |
1097 | #endif | |
fd4abac5 TW |
1098 | txq->need_update = 1; |
1099 | ||
518099a8 SO |
1100 | if (priv->cfg->ops->lib->txq_update_byte_cnt_tbl) |
1101 | /* Set up entry in queue's byte count circular buffer */ | |
1102 | priv->cfg->ops->lib->txq_update_byte_cnt_tbl(priv, txq, 0); | |
fd4abac5 | 1103 | |
df833b1d RC |
1104 | phys_addr = pci_map_single(priv->pci_dev, &out_cmd->hdr, |
1105 | fix_size, PCI_DMA_BIDIRECTIONAL); | |
c2acea8e JB |
1106 | pci_unmap_addr_set(out_meta, mapping, phys_addr); |
1107 | pci_unmap_len_set(out_meta, len, fix_size); | |
df833b1d | 1108 | |
be1a71a1 JB |
1109 | trace_iwlwifi_dev_hcmd(priv, &out_cmd->hdr, fix_size, cmd->flags); |
1110 | ||
df833b1d RC |
1111 | priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq, |
1112 | phys_addr, fix_size, 1, | |
1113 | U32_PAD(cmd->len)); | |
1114 | ||
fd4abac5 TW |
1115 | /* Increment and update queue's write index */ |
1116 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
7bfedc59 | 1117 | iwl_txq_update_write_ptr(priv, txq); |
fd4abac5 TW |
1118 | |
1119 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); | |
7bfedc59 | 1120 | return idx; |
fd4abac5 TW |
1121 | } |
1122 | ||
6ab10ff8 JB |
1123 | static void iwl_tx_status(struct iwl_priv *priv, struct sk_buff *skb) |
1124 | { | |
1125 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data; | |
1126 | struct ieee80211_sta *sta; | |
1127 | struct iwl_station_priv *sta_priv; | |
1128 | ||
1129 | sta = ieee80211_find_sta(priv->vif, hdr->addr1); | |
1130 | if (sta) { | |
1131 | sta_priv = (void *)sta->drv_priv; | |
1132 | /* avoid atomic ops if this isn't a client */ | |
1133 | if (sta_priv->client && | |
1134 | atomic_dec_return(&sta_priv->pending_frames) == 0) | |
1135 | ieee80211_sta_block_awake(priv->hw, sta, false); | |
1136 | } | |
1137 | ||
1138 | ieee80211_tx_status_irqsafe(priv->hw, skb); | |
1139 | } | |
1140 | ||
17b88929 TW |
1141 | int iwl_tx_queue_reclaim(struct iwl_priv *priv, int txq_id, int index) |
1142 | { | |
1143 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; | |
1144 | struct iwl_queue *q = &txq->q; | |
1145 | struct iwl_tx_info *tx_info; | |
1146 | int nfreed = 0; | |
a120e912 | 1147 | struct ieee80211_hdr *hdr; |
17b88929 TW |
1148 | |
1149 | if ((index >= q->n_bd) || (iwl_queue_used(q, index) == 0)) { | |
15b1687c | 1150 | IWL_ERR(priv, "Read index for DMA queue txq id (%d), index %d, " |
17b88929 TW |
1151 | "is out of range [0-%d] %d %d.\n", txq_id, |
1152 | index, q->n_bd, q->write_ptr, q->read_ptr); | |
1153 | return 0; | |
1154 | } | |
1155 | ||
499b1883 TW |
1156 | for (index = iwl_queue_inc_wrap(index, q->n_bd); |
1157 | q->read_ptr != index; | |
1158 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
17b88929 TW |
1159 | |
1160 | tx_info = &txq->txb[txq->q.read_ptr]; | |
6ab10ff8 | 1161 | iwl_tx_status(priv, tx_info->skb[0]); |
a120e912 SG |
1162 | |
1163 | hdr = (struct ieee80211_hdr *)tx_info->skb[0]->data; | |
1164 | if (hdr && ieee80211_is_data_qos(hdr->frame_control)) | |
1165 | nfreed++; | |
17b88929 | 1166 | tx_info->skb[0] = NULL; |
17b88929 | 1167 | |
972cf447 TW |
1168 | if (priv->cfg->ops->lib->txq_inval_byte_cnt_tbl) |
1169 | priv->cfg->ops->lib->txq_inval_byte_cnt_tbl(priv, txq); | |
1170 | ||
7aaa1d79 | 1171 | priv->cfg->ops->lib->txq_free_tfd(priv, txq); |
17b88929 TW |
1172 | } |
1173 | return nfreed; | |
1174 | } | |
1175 | EXPORT_SYMBOL(iwl_tx_queue_reclaim); | |
1176 | ||
1177 | ||
1178 | /** | |
1179 | * iwl_hcmd_queue_reclaim - Reclaim TX command queue entries already Tx'd | |
1180 | * | |
1181 | * When FW advances 'R' index, all entries between old and new 'R' index | |
1182 | * need to be reclaimed. As result, some free space forms. If there is | |
1183 | * enough free space (> low mark), wake the stack that feeds us. | |
1184 | */ | |
499b1883 TW |
1185 | static void iwl_hcmd_queue_reclaim(struct iwl_priv *priv, int txq_id, |
1186 | int idx, int cmd_idx) | |
17b88929 TW |
1187 | { |
1188 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; | |
1189 | struct iwl_queue *q = &txq->q; | |
1190 | int nfreed = 0; | |
1191 | ||
499b1883 | 1192 | if ((idx >= q->n_bd) || (iwl_queue_used(q, idx) == 0)) { |
15b1687c | 1193 | IWL_ERR(priv, "Read index for DMA queue txq id (%d), index %d, " |
17b88929 | 1194 | "is out of range [0-%d] %d %d.\n", txq_id, |
499b1883 | 1195 | idx, q->n_bd, q->write_ptr, q->read_ptr); |
17b88929 TW |
1196 | return; |
1197 | } | |
1198 | ||
499b1883 TW |
1199 | for (idx = iwl_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx; |
1200 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
17b88929 | 1201 | |
499b1883 | 1202 | if (nfreed++ > 0) { |
15b1687c | 1203 | IWL_ERR(priv, "HCMD skipped: index (%d) %d %d\n", idx, |
17b88929 TW |
1204 | q->write_ptr, q->read_ptr); |
1205 | queue_work(priv->workqueue, &priv->restart); | |
1206 | } | |
da99c4b6 | 1207 | |
17b88929 TW |
1208 | } |
1209 | } | |
1210 | ||
1211 | /** | |
1212 | * iwl_tx_cmd_complete - Pull unused buffers off the queue and reclaim them | |
1213 | * @rxb: Rx buffer to reclaim | |
1214 | * | |
1215 | * If an Rx buffer has an async callback associated with it the callback | |
1216 | * will be executed. The attached skb (if present) will only be freed | |
1217 | * if the callback returns 1 | |
1218 | */ | |
1219 | void iwl_tx_cmd_complete(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb) | |
1220 | { | |
2f301227 | 1221 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
17b88929 TW |
1222 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
1223 | int txq_id = SEQ_TO_QUEUE(sequence); | |
1224 | int index = SEQ_TO_INDEX(sequence); | |
17b88929 | 1225 | int cmd_index; |
9734cb23 | 1226 | bool huge = !!(pkt->hdr.sequence & SEQ_HUGE_FRAME); |
c2acea8e JB |
1227 | struct iwl_device_cmd *cmd; |
1228 | struct iwl_cmd_meta *meta; | |
17b88929 TW |
1229 | |
1230 | /* If a Tx command is being handled and it isn't in the actual | |
1231 | * command queue then there a command routing bug has been introduced | |
1232 | * in the queue management code. */ | |
55d6a3cd | 1233 | if (WARN(txq_id != IWL_CMD_QUEUE_NUM, |
01ef9323 WT |
1234 | "wrong command queue %d, sequence 0x%X readp=%d writep=%d\n", |
1235 | txq_id, sequence, | |
1236 | priv->txq[IWL_CMD_QUEUE_NUM].q.read_ptr, | |
1237 | priv->txq[IWL_CMD_QUEUE_NUM].q.write_ptr)) { | |
ec741164 | 1238 | iwl_print_hex_error(priv, pkt, 32); |
55d6a3cd | 1239 | return; |
01ef9323 | 1240 | } |
17b88929 TW |
1241 | |
1242 | cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge); | |
da99c4b6 | 1243 | cmd = priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index]; |
c2acea8e | 1244 | meta = &priv->txq[IWL_CMD_QUEUE_NUM].meta[cmd_index]; |
17b88929 | 1245 | |
c33de625 RC |
1246 | pci_unmap_single(priv->pci_dev, |
1247 | pci_unmap_addr(meta, mapping), | |
1248 | pci_unmap_len(meta, len), | |
1249 | PCI_DMA_BIDIRECTIONAL); | |
1250 | ||
17b88929 | 1251 | /* Input error checking is done when commands are added to queue. */ |
c2acea8e | 1252 | if (meta->flags & CMD_WANT_SKB) { |
2f301227 ZY |
1253 | meta->source->reply_page = (unsigned long)rxb_addr(rxb); |
1254 | rxb->page = NULL; | |
5696aea6 | 1255 | } else if (meta->callback) |
2f301227 | 1256 | meta->callback(priv, cmd, pkt); |
17b88929 | 1257 | |
499b1883 | 1258 | iwl_hcmd_queue_reclaim(priv, txq_id, index, cmd_index); |
17b88929 | 1259 | |
c2acea8e | 1260 | if (!(meta->flags & CMD_ASYNC)) { |
17b88929 | 1261 | clear_bit(STATUS_HCMD_ACTIVE, &priv->status); |
d2dfe6df RC |
1262 | IWL_DEBUG_INFO(priv, "Clearing HCMD_ACTIVE for command %s \n", |
1263 | get_cmd_string(cmd->hdr.cmd)); | |
17b88929 TW |
1264 | wake_up_interruptible(&priv->wait_command_queue); |
1265 | } | |
1266 | } | |
1267 | EXPORT_SYMBOL(iwl_tx_cmd_complete); | |
1268 | ||
30e553e3 TW |
1269 | /* |
1270 | * Find first available (lowest unused) Tx Queue, mark it "active". | |
1271 | * Called only when finding queue for aggregation. | |
1272 | * Should never return anything < 7, because they should already | |
1273 | * be in use as EDCA AC (0-3), Command (4), HCCA (5, 6). | |
1274 | */ | |
1275 | static int iwl_txq_ctx_activate_free(struct iwl_priv *priv) | |
1276 | { | |
1277 | int txq_id; | |
1278 | ||
1279 | for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) | |
1280 | if (!test_and_set_bit(txq_id, &priv->txq_ctx_active_msk)) | |
1281 | return txq_id; | |
1282 | return -1; | |
1283 | } | |
1284 | ||
1285 | int iwl_tx_agg_start(struct iwl_priv *priv, const u8 *ra, u16 tid, u16 *ssn) | |
1286 | { | |
1287 | int sta_id; | |
1288 | int tx_fifo; | |
1289 | int txq_id; | |
1290 | int ret; | |
1291 | unsigned long flags; | |
1292 | struct iwl_tid_data *tid_data; | |
30e553e3 TW |
1293 | |
1294 | if (likely(tid < ARRAY_SIZE(default_tid_to_tx_fifo))) | |
1295 | tx_fifo = default_tid_to_tx_fifo[tid]; | |
1296 | else | |
1297 | return -EINVAL; | |
1298 | ||
39aadf8c | 1299 | IWL_WARN(priv, "%s on ra = %pM tid = %d\n", |
e174961c | 1300 | __func__, ra, tid); |
30e553e3 TW |
1301 | |
1302 | sta_id = iwl_find_station(priv, ra); | |
3eb92969 WYG |
1303 | if (sta_id == IWL_INVALID_STATION) { |
1304 | IWL_ERR(priv, "Start AGG on invalid station\n"); | |
30e553e3 | 1305 | return -ENXIO; |
3eb92969 | 1306 | } |
082e708a RK |
1307 | if (unlikely(tid >= MAX_TID_COUNT)) |
1308 | return -EINVAL; | |
30e553e3 TW |
1309 | |
1310 | if (priv->stations[sta_id].tid[tid].agg.state != IWL_AGG_OFF) { | |
15b1687c | 1311 | IWL_ERR(priv, "Start AGG when state is not IWL_AGG_OFF !\n"); |
30e553e3 TW |
1312 | return -ENXIO; |
1313 | } | |
1314 | ||
1315 | txq_id = iwl_txq_ctx_activate_free(priv); | |
3eb92969 WYG |
1316 | if (txq_id == -1) { |
1317 | IWL_ERR(priv, "No free aggregation queue available\n"); | |
30e553e3 | 1318 | return -ENXIO; |
3eb92969 | 1319 | } |
30e553e3 TW |
1320 | |
1321 | spin_lock_irqsave(&priv->sta_lock, flags); | |
1322 | tid_data = &priv->stations[sta_id].tid[tid]; | |
1323 | *ssn = SEQ_TO_SN(tid_data->seq_number); | |
1324 | tid_data->agg.txq_id = txq_id; | |
45af8195 | 1325 | priv->txq[txq_id].swq_id = iwl_virtual_agg_queue_num(tx_fifo, txq_id); |
30e553e3 TW |
1326 | spin_unlock_irqrestore(&priv->sta_lock, flags); |
1327 | ||
1328 | ret = priv->cfg->ops->lib->txq_agg_enable(priv, txq_id, tx_fifo, | |
1329 | sta_id, tid, *ssn); | |
1330 | if (ret) | |
1331 | return ret; | |
1332 | ||
1333 | if (tid_data->tfds_in_queue == 0) { | |
3eb92969 | 1334 | IWL_DEBUG_HT(priv, "HW queue is empty\n"); |
30e553e3 | 1335 | tid_data->agg.state = IWL_AGG_ON; |
c951ad35 | 1336 | ieee80211_start_tx_ba_cb_irqsafe(priv->vif, ra, tid); |
30e553e3 | 1337 | } else { |
e1623446 | 1338 | IWL_DEBUG_HT(priv, "HW queue is NOT empty: %d packets in HW queue\n", |
30e553e3 TW |
1339 | tid_data->tfds_in_queue); |
1340 | tid_data->agg.state = IWL_EMPTYING_HW_QUEUE_ADDBA; | |
1341 | } | |
1342 | return ret; | |
1343 | } | |
1344 | EXPORT_SYMBOL(iwl_tx_agg_start); | |
1345 | ||
1346 | int iwl_tx_agg_stop(struct iwl_priv *priv , const u8 *ra, u16 tid) | |
1347 | { | |
1348 | int tx_fifo_id, txq_id, sta_id, ssn = -1; | |
1349 | struct iwl_tid_data *tid_data; | |
45d42700 | 1350 | int write_ptr, read_ptr; |
30e553e3 | 1351 | unsigned long flags; |
30e553e3 TW |
1352 | |
1353 | if (!ra) { | |
15b1687c | 1354 | IWL_ERR(priv, "ra = NULL\n"); |
30e553e3 TW |
1355 | return -EINVAL; |
1356 | } | |
1357 | ||
e6a6cf4c RC |
1358 | if (unlikely(tid >= MAX_TID_COUNT)) |
1359 | return -EINVAL; | |
1360 | ||
30e553e3 TW |
1361 | if (likely(tid < ARRAY_SIZE(default_tid_to_tx_fifo))) |
1362 | tx_fifo_id = default_tid_to_tx_fifo[tid]; | |
1363 | else | |
1364 | return -EINVAL; | |
1365 | ||
1366 | sta_id = iwl_find_station(priv, ra); | |
1367 | ||
a2f1cbeb WYG |
1368 | if (sta_id == IWL_INVALID_STATION) { |
1369 | IWL_ERR(priv, "Invalid station for AGG tid %d\n", tid); | |
30e553e3 | 1370 | return -ENXIO; |
a2f1cbeb | 1371 | } |
30e553e3 | 1372 | |
827d42c9 JB |
1373 | if (priv->stations[sta_id].tid[tid].agg.state == |
1374 | IWL_EMPTYING_HW_QUEUE_ADDBA) { | |
1375 | IWL_DEBUG_HT(priv, "AGG stop before setup done\n"); | |
9b1cb21c | 1376 | ieee80211_stop_tx_ba_cb_irqsafe(priv->vif, ra, tid); |
827d42c9 JB |
1377 | priv->stations[sta_id].tid[tid].agg.state = IWL_AGG_OFF; |
1378 | return 0; | |
1379 | } | |
1380 | ||
30e553e3 | 1381 | if (priv->stations[sta_id].tid[tid].agg.state != IWL_AGG_ON) |
827d42c9 | 1382 | IWL_WARN(priv, "Stopping AGG while state not ON or starting\n"); |
30e553e3 TW |
1383 | |
1384 | tid_data = &priv->stations[sta_id].tid[tid]; | |
1385 | ssn = (tid_data->seq_number & IEEE80211_SCTL_SEQ) >> 4; | |
1386 | txq_id = tid_data->agg.txq_id; | |
1387 | write_ptr = priv->txq[txq_id].q.write_ptr; | |
1388 | read_ptr = priv->txq[txq_id].q.read_ptr; | |
1389 | ||
1390 | /* The queue is not empty */ | |
1391 | if (write_ptr != read_ptr) { | |
e1623446 | 1392 | IWL_DEBUG_HT(priv, "Stopping a non empty AGG HW QUEUE\n"); |
30e553e3 TW |
1393 | priv->stations[sta_id].tid[tid].agg.state = |
1394 | IWL_EMPTYING_HW_QUEUE_DELBA; | |
1395 | return 0; | |
1396 | } | |
1397 | ||
e1623446 | 1398 | IWL_DEBUG_HT(priv, "HW queue is empty\n"); |
30e553e3 TW |
1399 | priv->stations[sta_id].tid[tid].agg.state = IWL_AGG_OFF; |
1400 | ||
1401 | spin_lock_irqsave(&priv->lock, flags); | |
45d42700 WYG |
1402 | /* |
1403 | * the only reason this call can fail is queue number out of range, | |
1404 | * which can happen if uCode is reloaded and all the station | |
1405 | * information are lost. if it is outside the range, there is no need | |
1406 | * to deactivate the uCode queue, just return "success" to allow | |
1407 | * mac80211 to clean up it own data. | |
1408 | */ | |
1409 | priv->cfg->ops->lib->txq_agg_disable(priv, txq_id, ssn, | |
30e553e3 TW |
1410 | tx_fifo_id); |
1411 | spin_unlock_irqrestore(&priv->lock, flags); | |
1412 | ||
c951ad35 | 1413 | ieee80211_stop_tx_ba_cb_irqsafe(priv->vif, ra, tid); |
30e553e3 TW |
1414 | |
1415 | return 0; | |
1416 | } | |
1417 | EXPORT_SYMBOL(iwl_tx_agg_stop); | |
1418 | ||
1419 | int iwl_txq_check_empty(struct iwl_priv *priv, int sta_id, u8 tid, int txq_id) | |
1420 | { | |
1421 | struct iwl_queue *q = &priv->txq[txq_id].q; | |
1422 | u8 *addr = priv->stations[sta_id].sta.sta.addr; | |
1423 | struct iwl_tid_data *tid_data = &priv->stations[sta_id].tid[tid]; | |
1424 | ||
1425 | switch (priv->stations[sta_id].tid[tid].agg.state) { | |
1426 | case IWL_EMPTYING_HW_QUEUE_DELBA: | |
1427 | /* We are reclaiming the last packet of the */ | |
1428 | /* aggregated HW queue */ | |
3fd07a1e TW |
1429 | if ((txq_id == tid_data->agg.txq_id) && |
1430 | (q->read_ptr == q->write_ptr)) { | |
30e553e3 TW |
1431 | u16 ssn = SEQ_TO_SN(tid_data->seq_number); |
1432 | int tx_fifo = default_tid_to_tx_fifo[tid]; | |
e1623446 | 1433 | IWL_DEBUG_HT(priv, "HW queue empty: continue DELBA flow\n"); |
30e553e3 TW |
1434 | priv->cfg->ops->lib->txq_agg_disable(priv, txq_id, |
1435 | ssn, tx_fifo); | |
1436 | tid_data->agg.state = IWL_AGG_OFF; | |
c951ad35 | 1437 | ieee80211_stop_tx_ba_cb_irqsafe(priv->vif, addr, tid); |
30e553e3 TW |
1438 | } |
1439 | break; | |
1440 | case IWL_EMPTYING_HW_QUEUE_ADDBA: | |
1441 | /* We are reclaiming the last packet of the queue */ | |
1442 | if (tid_data->tfds_in_queue == 0) { | |
e1623446 | 1443 | IWL_DEBUG_HT(priv, "HW queue empty: continue ADDBA flow\n"); |
30e553e3 | 1444 | tid_data->agg.state = IWL_AGG_ON; |
c951ad35 | 1445 | ieee80211_start_tx_ba_cb_irqsafe(priv->vif, addr, tid); |
30e553e3 TW |
1446 | } |
1447 | break; | |
1448 | } | |
1449 | return 0; | |
1450 | } | |
1451 | EXPORT_SYMBOL(iwl_txq_check_empty); | |
30e553e3 | 1452 | |
653fa4a0 EG |
1453 | /** |
1454 | * iwl_tx_status_reply_compressed_ba - Update tx status from block-ack | |
1455 | * | |
1456 | * Go through block-ack's bitmap of ACK'd frames, update driver's record of | |
1457 | * ACK vs. not. This gets sent to mac80211, then to rate scaling algo. | |
1458 | */ | |
1459 | static int iwl_tx_status_reply_compressed_ba(struct iwl_priv *priv, | |
1460 | struct iwl_ht_agg *agg, | |
1461 | struct iwl_compressed_ba_resp *ba_resp) | |
1462 | ||
1463 | { | |
1464 | int i, sh, ack; | |
1465 | u16 seq_ctl = le16_to_cpu(ba_resp->seq_ctl); | |
1466 | u16 scd_flow = le16_to_cpu(ba_resp->scd_flow); | |
1467 | u64 bitmap; | |
1468 | int successes = 0; | |
1469 | struct ieee80211_tx_info *info; | |
1470 | ||
1471 | if (unlikely(!agg->wait_for_ba)) { | |
15b1687c | 1472 | IWL_ERR(priv, "Received BA when not expected\n"); |
653fa4a0 EG |
1473 | return -EINVAL; |
1474 | } | |
1475 | ||
1476 | /* Mark that the expected block-ack response arrived */ | |
1477 | agg->wait_for_ba = 0; | |
e1623446 | 1478 | IWL_DEBUG_TX_REPLY(priv, "BA %d %d\n", agg->start_idx, ba_resp->seq_ctl); |
653fa4a0 EG |
1479 | |
1480 | /* Calculate shift to align block-ack bits with our Tx window bits */ | |
3fd07a1e | 1481 | sh = agg->start_idx - SEQ_TO_INDEX(seq_ctl >> 4); |
653fa4a0 EG |
1482 | if (sh < 0) /* tbw something is wrong with indices */ |
1483 | sh += 0x100; | |
1484 | ||
1485 | /* don't use 64-bit values for now */ | |
1486 | bitmap = le64_to_cpu(ba_resp->bitmap) >> sh; | |
1487 | ||
1488 | if (agg->frame_count > (64 - sh)) { | |
e1623446 | 1489 | IWL_DEBUG_TX_REPLY(priv, "more frames than bitmap size"); |
653fa4a0 EG |
1490 | return -1; |
1491 | } | |
1492 | ||
1493 | /* check for success or failure according to the | |
1494 | * transmitted bitmap and block-ack bitmap */ | |
1495 | bitmap &= agg->bitmap; | |
1496 | ||
1497 | /* For each frame attempted in aggregation, | |
1498 | * update driver's record of tx frame's status. */ | |
1499 | for (i = 0; i < agg->frame_count ; i++) { | |
4aa41f12 | 1500 | ack = bitmap & (1ULL << i); |
653fa4a0 | 1501 | successes += !!ack; |
e1623446 | 1502 | IWL_DEBUG_TX_REPLY(priv, "%s ON i=%d idx=%d raw=%d\n", |
c3056065 | 1503 | ack ? "ACK" : "NACK", i, (agg->start_idx + i) & 0xff, |
653fa4a0 EG |
1504 | agg->start_idx + i); |
1505 | } | |
1506 | ||
1507 | info = IEEE80211_SKB_CB(priv->txq[scd_flow].txb[agg->start_idx].skb[0]); | |
1508 | memset(&info->status, 0, sizeof(info->status)); | |
91a55ae6 | 1509 | info->flags |= IEEE80211_TX_STAT_ACK; |
653fa4a0 EG |
1510 | info->flags |= IEEE80211_TX_STAT_AMPDU; |
1511 | info->status.ampdu_ack_map = successes; | |
1512 | info->status.ampdu_ack_len = agg->frame_count; | |
1513 | iwl_hwrate_to_tx_control(priv, agg->rate_n_flags, info); | |
1514 | ||
e1623446 | 1515 | IWL_DEBUG_TX_REPLY(priv, "Bitmap %llx\n", (unsigned long long)bitmap); |
653fa4a0 EG |
1516 | |
1517 | return 0; | |
1518 | } | |
1519 | ||
1520 | /** | |
1521 | * iwl_rx_reply_compressed_ba - Handler for REPLY_COMPRESSED_BA | |
1522 | * | |
1523 | * Handles block-acknowledge notification from device, which reports success | |
1524 | * of frames sent via aggregation. | |
1525 | */ | |
1526 | void iwl_rx_reply_compressed_ba(struct iwl_priv *priv, | |
1527 | struct iwl_rx_mem_buffer *rxb) | |
1528 | { | |
2f301227 | 1529 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
653fa4a0 | 1530 | struct iwl_compressed_ba_resp *ba_resp = &pkt->u.compressed_ba; |
653fa4a0 EG |
1531 | struct iwl_tx_queue *txq = NULL; |
1532 | struct iwl_ht_agg *agg; | |
3fd07a1e TW |
1533 | int index; |
1534 | int sta_id; | |
1535 | int tid; | |
653fa4a0 EG |
1536 | |
1537 | /* "flow" corresponds to Tx queue */ | |
1538 | u16 scd_flow = le16_to_cpu(ba_resp->scd_flow); | |
1539 | ||
1540 | /* "ssn" is start of block-ack Tx window, corresponds to index | |
1541 | * (in Tx queue's circular buffer) of first TFD/frame in window */ | |
1542 | u16 ba_resp_scd_ssn = le16_to_cpu(ba_resp->scd_ssn); | |
1543 | ||
1544 | if (scd_flow >= priv->hw_params.max_txq_num) { | |
15b1687c WT |
1545 | IWL_ERR(priv, |
1546 | "BUG_ON scd_flow is bigger than number of queues\n"); | |
653fa4a0 EG |
1547 | return; |
1548 | } | |
1549 | ||
1550 | txq = &priv->txq[scd_flow]; | |
3fd07a1e TW |
1551 | sta_id = ba_resp->sta_id; |
1552 | tid = ba_resp->tid; | |
1553 | agg = &priv->stations[sta_id].tid[tid].agg; | |
653fa4a0 EG |
1554 | |
1555 | /* Find index just before block-ack window */ | |
1556 | index = iwl_queue_dec_wrap(ba_resp_scd_ssn & 0xff, txq->q.n_bd); | |
1557 | ||
1558 | /* TODO: Need to get this copy more safely - now good for debug */ | |
1559 | ||
e1623446 | 1560 | IWL_DEBUG_TX_REPLY(priv, "REPLY_COMPRESSED_BA [%d] Received from %pM, " |
653fa4a0 EG |
1561 | "sta_id = %d\n", |
1562 | agg->wait_for_ba, | |
e174961c | 1563 | (u8 *) &ba_resp->sta_addr_lo32, |
653fa4a0 | 1564 | ba_resp->sta_id); |
e1623446 | 1565 | IWL_DEBUG_TX_REPLY(priv, "TID = %d, SeqCtl = %d, bitmap = 0x%llx, scd_flow = " |
653fa4a0 EG |
1566 | "%d, scd_ssn = %d\n", |
1567 | ba_resp->tid, | |
1568 | ba_resp->seq_ctl, | |
1569 | (unsigned long long)le64_to_cpu(ba_resp->bitmap), | |
1570 | ba_resp->scd_flow, | |
1571 | ba_resp->scd_ssn); | |
e1623446 | 1572 | IWL_DEBUG_TX_REPLY(priv, "DAT start_idx = %d, bitmap = 0x%llx \n", |
653fa4a0 EG |
1573 | agg->start_idx, |
1574 | (unsigned long long)agg->bitmap); | |
1575 | ||
1576 | /* Update driver's record of ACK vs. not for each frame in window */ | |
1577 | iwl_tx_status_reply_compressed_ba(priv, agg, ba_resp); | |
1578 | ||
1579 | /* Release all TFDs before the SSN, i.e. all TFDs in front of | |
1580 | * block-ack window (we assume that they've been successfully | |
1581 | * transmitted ... if not, it's too late anyway). */ | |
1582 | if (txq->q.read_ptr != (ba_resp_scd_ssn & 0xff)) { | |
1583 | /* calculate mac80211 ampdu sw queue to wake */ | |
653fa4a0 | 1584 | int freed = iwl_tx_queue_reclaim(priv, scd_flow, index); |
a239a8b4 | 1585 | iwl_free_tfds_in_queue(priv, sta_id, tid, freed); |
3fd07a1e TW |
1586 | |
1587 | if ((iwl_queue_space(&txq->q) > txq->q.low_mark) && | |
1588 | priv->mac80211_registered && | |
1589 | (agg->state != IWL_EMPTYING_HW_QUEUE_DELBA)) | |
e4e72fb4 | 1590 | iwl_wake_queue(priv, txq->swq_id); |
3fd07a1e TW |
1591 | |
1592 | iwl_txq_check_empty(priv, sta_id, tid, scd_flow); | |
653fa4a0 EG |
1593 | } |
1594 | } | |
1595 | EXPORT_SYMBOL(iwl_rx_reply_compressed_ba); | |
1596 | ||
994d31f7 | 1597 | #ifdef CONFIG_IWLWIFI_DEBUG |
a332f8d6 TW |
1598 | #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x |
1599 | ||
1600 | const char *iwl_get_tx_fail_reason(u32 status) | |
1601 | { | |
1602 | switch (status & TX_STATUS_MSK) { | |
1603 | case TX_STATUS_SUCCESS: | |
1604 | return "SUCCESS"; | |
1605 | TX_STATUS_ENTRY(SHORT_LIMIT); | |
1606 | TX_STATUS_ENTRY(LONG_LIMIT); | |
1607 | TX_STATUS_ENTRY(FIFO_UNDERRUN); | |
1608 | TX_STATUS_ENTRY(MGMNT_ABORT); | |
1609 | TX_STATUS_ENTRY(NEXT_FRAG); | |
1610 | TX_STATUS_ENTRY(LIFE_EXPIRE); | |
1611 | TX_STATUS_ENTRY(DEST_PS); | |
1612 | TX_STATUS_ENTRY(ABORTED); | |
1613 | TX_STATUS_ENTRY(BT_RETRY); | |
1614 | TX_STATUS_ENTRY(STA_INVALID); | |
1615 | TX_STATUS_ENTRY(FRAG_DROPPED); | |
1616 | TX_STATUS_ENTRY(TID_DISABLE); | |
1617 | TX_STATUS_ENTRY(FRAME_FLUSHED); | |
1618 | TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL); | |
1619 | TX_STATUS_ENTRY(TX_LOCKED); | |
1620 | TX_STATUS_ENTRY(NO_BEACON_ON_RADAR); | |
1621 | } | |
1622 | ||
1623 | return "UNKNOWN"; | |
1624 | } | |
1625 | EXPORT_SYMBOL(iwl_get_tx_fail_reason); | |
1626 | #endif /* CONFIG_IWLWIFI_DEBUG */ |