projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
b43: rename b43_wldev's field with ssb_device to sdev
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / wireless / b43 / main.c
CommitLineData
e4d6b795
MB		 1/*
2
3 Broadcom B43 wireless driver
4
5 Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>
1f21ad2a 6 Copyright (c) 2005 Stefano Brivio <stefano.brivio@polimi.it>
060210f9 7 Copyright (c) 2005-2009 Michael Buesch <mb@bu3sch.de>
e4d6b795
MB		 8 Copyright (c) 2005 Danny van Dyk <kugelfang@gentoo.org>
9 Copyright (c) 2005 Andreas Jaggi <andreas.jaggi@waterwave.ch>
10
3dbba8e2
AH		 11 SDIO support
12 Copyright (c) 2009 Albert Herranz <albert_herranz@yahoo.es>
13
e4d6b795
MB		 14 Some parts of the code in this file are derived from the ipw2200
15 driver Copyright(c) 2003 - 2004 Intel Corporation.
16
17 This program is free software; you can redistribute it and/or modify
18 it under the terms of the GNU General Public License as published by
19 the Free Software Foundation; either version 2 of the License, or
20 (at your option) any later version.
21
22 This program is distributed in the hope that it will be useful,
23 but WITHOUT ANY WARRANTY; without even the implied warranty of
24 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
25 GNU General Public License for more details.
26
27 You should have received a copy of the GNU General Public License
28 along with this program; see the file COPYING. If not, write to
29 the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
30 Boston, MA 02110-1301, USA.
31
32*/
33
34#include <linux/delay.h>
35#include <linux/init.h>
36#include <linux/moduleparam.h>
37#include <linux/if_arp.h>
38#include <linux/etherdevice.h>
e4d6b795
MB		 39#include <linux/firmware.h>
40#include <linux/wireless.h>
41#include <linux/workqueue.h>
42#include <linux/skbuff.h>
96cf49a2 43#include <linux/io.h>
e4d6b795 44#include <linux/dma-mapping.h>
5a0e3ad6 45#include <linux/slab.h>
e4d6b795
MB		 46#include <asm/unaligned.h>
47
48#include "b43.h"
49#include "main.h"
50#include "debugfs.h"
ef1a628d
MB		 51#include "phy_common.h"
52#include "phy_g.h"
3d0da751 53#include "phy_n.h"
e4d6b795 54#include "dma.h"
5100d5ac 55#include "pio.h"
e4d6b795
MB		 56#include "sysfs.h"
57#include "xmit.h"
e4d6b795
MB		 58#include "lo.h"
59#include "pcmcia.h"
3dbba8e2
AH		 60#include "sdio.h"
61#include <linux/mmc/sdio_func.h>
e4d6b795
MB		 62
63MODULE_DESCRIPTION("Broadcom B43 wireless driver");
64MODULE_AUTHOR("Martin Langer");
65MODULE_AUTHOR("Stefano Brivio");
66MODULE_AUTHOR("Michael Buesch");
0136e51e 67MODULE_AUTHOR("Gábor Stefanik");
e4d6b795
MB		 68MODULE_LICENSE("GPL");
69
9c7d99d6 70MODULE_FIRMWARE(B43_SUPPORTED_FIRMWARE_ID);
6021e08d
TG		 71MODULE_FIRMWARE("b43/ucode11.fw");
72MODULE_FIRMWARE("b43/ucode13.fw");
73MODULE_FIRMWARE("b43/ucode14.fw");
74MODULE_FIRMWARE("b43/ucode15.fw");
75MODULE_FIRMWARE("b43/ucode5.fw");
76MODULE_FIRMWARE("b43/ucode9.fw");
e4d6b795
MB		 77
78static int modparam_bad_frames_preempt;
79module_param_named(bad_frames_preempt, modparam_bad_frames_preempt, int, 0444);
80MODULE_PARM_DESC(bad_frames_preempt,
81 "enable(1) / disable(0) Bad Frames Preemption");
82
e4d6b795
MB		 83static char modparam_fwpostfix[16];
84module_param_string(fwpostfix, modparam_fwpostfix, 16, 0444);
85MODULE_PARM_DESC(fwpostfix, "Postfix for the .fw files to load.");
86
e4d6b795
MB		 87static int modparam_hwpctl;
88module_param_named(hwpctl, modparam_hwpctl, int, 0444);
89MODULE_PARM_DESC(hwpctl, "Enable hardware-side power control (default off)");
90
91static int modparam_nohwcrypt;
92module_param_named(nohwcrypt, modparam_nohwcrypt, int, 0444);
93MODULE_PARM_DESC(nohwcrypt, "Disable hardware encryption.");
94
035d0243 95static int modparam_hwtkip;
96module_param_named(hwtkip, modparam_hwtkip, int, 0444);
97MODULE_PARM_DESC(hwtkip, "Enable hardware tkip.");
98
403a3a13
MB		 99static int modparam_qos = 1;
100module_param_named(qos, modparam_qos, int, 0444);
e6f5b934
MB		 101MODULE_PARM_DESC(qos, "Enable QOS support (default on)");
102
1855ba78
MB		 103static int modparam_btcoex = 1;
104module_param_named(btcoex, modparam_btcoex, int, 0444);
c71dbd33 105MODULE_PARM_DESC(btcoex, "Enable Bluetooth coexistence (default on)");
1855ba78 106
060210f9
MB		 107int b43_modparam_verbose = B43_VERBOSITY_DEFAULT;
108module_param_named(verbose, b43_modparam_verbose, int, 0644);
109MODULE_PARM_DESC(verbose, "Log message verbosity: 0=error, 1=warn, 2=info(default), 3=debug");
110
41950bdf 111static int b43_modparam_pio = B43_PIO_DEFAULT;
9e3bd919
LT		 112module_param_named(pio, b43_modparam_pio, int, 0644);
113MODULE_PARM_DESC(pio, "Use PIO accesses by default: 0=DMA, 1=PIO");
e6f5b934 114
e4d6b795
MB		 115static const struct ssb_device_id b43_ssb_tbl[] = {
116 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 5),
117 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 6),
118 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 7),
119 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 9),
120 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 10),
d5c71e46 121 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 11),
003d6d27 122 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 12),
013978b6 123 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 13),
6b1c7c67 124 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 15),
92d6128e 125 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 16),
e4d6b795
MB		 126 SSB_DEVTABLE_END
127};
128
129MODULE_DEVICE_TABLE(ssb, b43_ssb_tbl);
130
131/* Channel and ratetables are shared for all devices.
132 * They can't be const, because ieee80211 puts some precalculated
133 * data in there. This data is the same for all devices, so we don't
134 * get concurrency issues */
135#define RATETAB_ENT(_rateid, _flags) \
8318d78a
JB		 136 { \
137 .bitrate = B43_RATE_TO_BASE100KBPS(_rateid), \
138 .hw_value = (_rateid), \
139 .flags = (_flags), \
e4d6b795 140 }
8318d78a
JB		 141
142/*
143 * NOTE: When changing this, sync with xmit.c's
144 * b43_plcp_get_bitrate_idx_* functions!
145 */
e4d6b795 146static struct ieee80211_rate __b43_ratetable[] = {
8318d78a
JB		 147 RATETAB_ENT(B43_CCK_RATE_1MB, 0),
148 RATETAB_ENT(B43_CCK_RATE_2MB, IEEE80211_RATE_SHORT_PREAMBLE),
149 RATETAB_ENT(B43_CCK_RATE_5MB, IEEE80211_RATE_SHORT_PREAMBLE),
150 RATETAB_ENT(B43_CCK_RATE_11MB, IEEE80211_RATE_SHORT_PREAMBLE),
151 RATETAB_ENT(B43_OFDM_RATE_6MB, 0),
152 RATETAB_ENT(B43_OFDM_RATE_9MB, 0),
153 RATETAB_ENT(B43_OFDM_RATE_12MB, 0),
154 RATETAB_ENT(B43_OFDM_RATE_18MB, 0),
155 RATETAB_ENT(B43_OFDM_RATE_24MB, 0),
156 RATETAB_ENT(B43_OFDM_RATE_36MB, 0),
157 RATETAB_ENT(B43_OFDM_RATE_48MB, 0),
158 RATETAB_ENT(B43_OFDM_RATE_54MB, 0),
e4d6b795
MB		 159};
160
161#define b43_a_ratetable (__b43_ratetable + 4)
162#define b43_a_ratetable_size 8
163#define b43_b_ratetable (__b43_ratetable + 0)
164#define b43_b_ratetable_size 4
165#define b43_g_ratetable (__b43_ratetable + 0)
166#define b43_g_ratetable_size 12
167
bb1eeff1
MB		 168#define CHAN4G(_channel, _freq, _flags) { \
169 .band = IEEE80211_BAND_2GHZ, \
170 .center_freq = (_freq), \
171 .hw_value = (_channel), \
172 .flags = (_flags), \
173 .max_antenna_gain = 0, \
174 .max_power = 30, \
175}
96c755a3 176static struct ieee80211_channel b43_2ghz_chantable[] = {
bb1eeff1
MB		 177 CHAN4G(1, 2412, 0),
178 CHAN4G(2, 2417, 0),
179 CHAN4G(3, 2422, 0),
180 CHAN4G(4, 2427, 0),
181 CHAN4G(5, 2432, 0),
182 CHAN4G(6, 2437, 0),
183 CHAN4G(7, 2442, 0),
184 CHAN4G(8, 2447, 0),
185 CHAN4G(9, 2452, 0),
186 CHAN4G(10, 2457, 0),
187 CHAN4G(11, 2462, 0),
188 CHAN4G(12, 2467, 0),
189 CHAN4G(13, 2472, 0),
190 CHAN4G(14, 2484, 0),
191};
192#undef CHAN4G
193
194#define CHAN5G(_channel, _flags) { \
195 .band = IEEE80211_BAND_5GHZ, \
196 .center_freq = 5000 + (5 * (_channel)), \
197 .hw_value = (_channel), \
198 .flags = (_flags), \
199 .max_antenna_gain = 0, \
200 .max_power = 30, \
201}
202static struct ieee80211_channel b43_5ghz_nphy_chantable[] = {
203 CHAN5G(32, 0), CHAN5G(34, 0),
204 CHAN5G(36, 0), CHAN5G(38, 0),
205 CHAN5G(40, 0), CHAN5G(42, 0),
206 CHAN5G(44, 0), CHAN5G(46, 0),
207 CHAN5G(48, 0), CHAN5G(50, 0),
208 CHAN5G(52, 0), CHAN5G(54, 0),
209 CHAN5G(56, 0), CHAN5G(58, 0),
210 CHAN5G(60, 0), CHAN5G(62, 0),
211 CHAN5G(64, 0), CHAN5G(66, 0),
212 CHAN5G(68, 0), CHAN5G(70, 0),
213 CHAN5G(72, 0), CHAN5G(74, 0),
214 CHAN5G(76, 0), CHAN5G(78, 0),
215 CHAN5G(80, 0), CHAN5G(82, 0),
216 CHAN5G(84, 0), CHAN5G(86, 0),
217 CHAN5G(88, 0), CHAN5G(90, 0),
218 CHAN5G(92, 0), CHAN5G(94, 0),
219 CHAN5G(96, 0), CHAN5G(98, 0),
220 CHAN5G(100, 0), CHAN5G(102, 0),
221 CHAN5G(104, 0), CHAN5G(106, 0),
222 CHAN5G(108, 0), CHAN5G(110, 0),
223 CHAN5G(112, 0), CHAN5G(114, 0),
224 CHAN5G(116, 0), CHAN5G(118, 0),
225 CHAN5G(120, 0), CHAN5G(122, 0),
226 CHAN5G(124, 0), CHAN5G(126, 0),
227 CHAN5G(128, 0), CHAN5G(130, 0),
228 CHAN5G(132, 0), CHAN5G(134, 0),
229 CHAN5G(136, 0), CHAN5G(138, 0),
230 CHAN5G(140, 0), CHAN5G(142, 0),
231 CHAN5G(144, 0), CHAN5G(145, 0),
232 CHAN5G(146, 0), CHAN5G(147, 0),
233 CHAN5G(148, 0), CHAN5G(149, 0),
234 CHAN5G(150, 0), CHAN5G(151, 0),
235 CHAN5G(152, 0), CHAN5G(153, 0),
236 CHAN5G(154, 0), CHAN5G(155, 0),
237 CHAN5G(156, 0), CHAN5G(157, 0),
238 CHAN5G(158, 0), CHAN5G(159, 0),
239 CHAN5G(160, 0), CHAN5G(161, 0),
240 CHAN5G(162, 0), CHAN5G(163, 0),
241 CHAN5G(164, 0), CHAN5G(165, 0),
242 CHAN5G(166, 0), CHAN5G(168, 0),
243 CHAN5G(170, 0), CHAN5G(172, 0),
244 CHAN5G(174, 0), CHAN5G(176, 0),
245 CHAN5G(178, 0), CHAN5G(180, 0),
246 CHAN5G(182, 0), CHAN5G(184, 0),
247 CHAN5G(186, 0), CHAN5G(188, 0),
248 CHAN5G(190, 0), CHAN5G(192, 0),
249 CHAN5G(194, 0), CHAN5G(196, 0),
250 CHAN5G(198, 0), CHAN5G(200, 0),
251 CHAN5G(202, 0), CHAN5G(204, 0),
252 CHAN5G(206, 0), CHAN5G(208, 0),
253 CHAN5G(210, 0), CHAN5G(212, 0),
254 CHAN5G(214, 0), CHAN5G(216, 0),
255 CHAN5G(218, 0), CHAN5G(220, 0),
256 CHAN5G(222, 0), CHAN5G(224, 0),
257 CHAN5G(226, 0), CHAN5G(228, 0),
e4d6b795
MB		 258};
259
bb1eeff1
MB		 260static struct ieee80211_channel b43_5ghz_aphy_chantable[] = {
261 CHAN5G(34, 0), CHAN5G(36, 0),
262 CHAN5G(38, 0), CHAN5G(40, 0),
263 CHAN5G(42, 0), CHAN5G(44, 0),
264 CHAN5G(46, 0), CHAN5G(48, 0),
265 CHAN5G(52, 0), CHAN5G(56, 0),
266 CHAN5G(60, 0), CHAN5G(64, 0),
267 CHAN5G(100, 0), CHAN5G(104, 0),
268 CHAN5G(108, 0), CHAN5G(112, 0),
269 CHAN5G(116, 0), CHAN5G(120, 0),
270 CHAN5G(124, 0), CHAN5G(128, 0),
271 CHAN5G(132, 0), CHAN5G(136, 0),
272 CHAN5G(140, 0), CHAN5G(149, 0),
273 CHAN5G(153, 0), CHAN5G(157, 0),
274 CHAN5G(161, 0), CHAN5G(165, 0),
275 CHAN5G(184, 0), CHAN5G(188, 0),
276 CHAN5G(192, 0), CHAN5G(196, 0),
277 CHAN5G(200, 0), CHAN5G(204, 0),
278 CHAN5G(208, 0), CHAN5G(212, 0),
279 CHAN5G(216, 0),
280};
281#undef CHAN5G
282
283static struct ieee80211_supported_band b43_band_5GHz_nphy = {
284 .band = IEEE80211_BAND_5GHZ,
285 .channels = b43_5ghz_nphy_chantable,
286 .n_channels = ARRAY_SIZE(b43_5ghz_nphy_chantable),
287 .bitrates = b43_a_ratetable,
288 .n_bitrates = b43_a_ratetable_size,
e4d6b795 289};
8318d78a 290
bb1eeff1
MB		 291static struct ieee80211_supported_band b43_band_5GHz_aphy = {
292 .band = IEEE80211_BAND_5GHZ,
293 .channels = b43_5ghz_aphy_chantable,
294 .n_channels = ARRAY_SIZE(b43_5ghz_aphy_chantable),
295 .bitrates = b43_a_ratetable,
296 .n_bitrates = b43_a_ratetable_size,
8318d78a 297};
e4d6b795 298
8318d78a 299static struct ieee80211_supported_band b43_band_2GHz = {
bb1eeff1
MB		 300 .band = IEEE80211_BAND_2GHZ,
301 .channels = b43_2ghz_chantable,
302 .n_channels = ARRAY_SIZE(b43_2ghz_chantable),
303 .bitrates = b43_g_ratetable,
304 .n_bitrates = b43_g_ratetable_size,
8318d78a
JB		 305};
306
e4d6b795
MB		 307static void b43_wireless_core_exit(struct b43_wldev *dev);
308static int b43_wireless_core_init(struct b43_wldev *dev);
36dbd954 309static struct b43_wldev * b43_wireless_core_stop(struct b43_wldev *dev);
e4d6b795
MB		 310static int b43_wireless_core_start(struct b43_wldev *dev);
311
312static int b43_ratelimit(struct b43_wl *wl)
313{
314 if (!wl || !wl->current_dev)
315 return 1;
316 if (b43_status(wl->current_dev) < B43_STAT_STARTED)
317 return 1;
318 /* We are up and running.
319 * Ratelimit the messages to avoid DoS over the net. */
320 return net_ratelimit();
321}
322
323void b43info(struct b43_wl *wl, const char *fmt, ...)
324{
5b736d42 325 struct va_format vaf;
e4d6b795
MB		 326 va_list args;
327
060210f9
MB		 328 if (b43_modparam_verbose < B43_VERBOSITY_INFO)
329 return;
e4d6b795
MB		 330 if (!b43_ratelimit(wl))
331 return;
5b736d42 332
e4d6b795 333 va_start(args, fmt);
5b736d42
JP		 334
335 vaf.fmt = fmt;
336 vaf.va = &args;
337
338 printk(KERN_INFO "b43-%s: %pV",
339 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan", &vaf);
340
e4d6b795
MB		 341 va_end(args);
342}
343
344void b43err(struct b43_wl *wl, const char *fmt, ...)
345{
5b736d42 346 struct va_format vaf;
e4d6b795
MB		 347 va_list args;
348
060210f9
MB		 349 if (b43_modparam_verbose < B43_VERBOSITY_ERROR)
350 return;
e4d6b795
MB		 351 if (!b43_ratelimit(wl))
352 return;
5b736d42 353
e4d6b795 354 va_start(args, fmt);
5b736d42
JP		 355
356 vaf.fmt = fmt;
357 vaf.va = &args;
358
359 printk(KERN_ERR "b43-%s ERROR: %pV",
360 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan", &vaf);
361
e4d6b795
MB		 362 va_end(args);
363}
364
365void b43warn(struct b43_wl *wl, const char *fmt, ...)
366{
5b736d42 367 struct va_format vaf;
e4d6b795
MB		 368 va_list args;
369
060210f9
MB		 370 if (b43_modparam_verbose < B43_VERBOSITY_WARN)
371 return;
e4d6b795
MB		 372 if (!b43_ratelimit(wl))
373 return;
5b736d42 374
e4d6b795 375 va_start(args, fmt);
5b736d42
JP		 376
377 vaf.fmt = fmt;
378 vaf.va = &args;
379
380 printk(KERN_WARNING "b43-%s warning: %pV",
381 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan", &vaf);
382
e4d6b795
MB		 383 va_end(args);
384}
385
e4d6b795
MB		 386void b43dbg(struct b43_wl *wl, const char *fmt, ...)
387{
5b736d42 388 struct va_format vaf;
e4d6b795
MB		 389 va_list args;
390
060210f9
MB		 391 if (b43_modparam_verbose < B43_VERBOSITY_DEBUG)
392 return;
5b736d42 393
e4d6b795 394 va_start(args, fmt);
5b736d42
JP		 395
396 vaf.fmt = fmt;
397 vaf.va = &args;
398
399 printk(KERN_DEBUG "b43-%s debug: %pV",
400 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan", &vaf);
401
e4d6b795
MB		 402 va_end(args);
403}
e4d6b795
MB		 404
405static void b43_ram_write(struct b43_wldev *dev, u16 offset, u32 val)
406{
407 u32 macctl;
408
409 B43_WARN_ON(offset % 4 != 0);
410
411 macctl = b43_read32(dev, B43_MMIO_MACCTL);
412 if (macctl & B43_MACCTL_BE)
413 val = swab32(val);
414
415 b43_write32(dev, B43_MMIO_RAM_CONTROL, offset);
416 mmiowb();
417 b43_write32(dev, B43_MMIO_RAM_DATA, val);
418}
419
280d0e16
MB		 420static inline void b43_shm_control_word(struct b43_wldev *dev,
421 u16 routing, u16 offset)
e4d6b795
MB		 422{
423 u32 control;
424
425 /* "offset" is the WORD offset. */
e4d6b795
MB		 426 control = routing;
427 control <<= 16;
428 control |= offset;
429 b43_write32(dev, B43_MMIO_SHM_CONTROL, control);
430}
431
69eddc8a 432u32 b43_shm_read32(struct b43_wldev *dev, u16 routing, u16 offset)
e4d6b795
MB		 433{
434 u32 ret;
435
436 if (routing == B43_SHM_SHARED) {
437 B43_WARN_ON(offset & 0x0001);
438 if (offset & 0x0003) {
439 /* Unaligned access */
440 b43_shm_control_word(dev, routing, offset >> 2);
441 ret = b43_read16(dev, B43_MMIO_SHM_DATA_UNALIGNED);
e4d6b795 442 b43_shm_control_word(dev, routing, (offset >> 2) + 1);
f62ae6cd 443 ret |= ((u32)b43_read16(dev, B43_MMIO_SHM_DATA)) << 16;
e4d6b795 444
280d0e16 445 goto out;
e4d6b795
MB		 446 }
447 offset >>= 2;
448 }
449 b43_shm_control_word(dev, routing, offset);
450 ret = b43_read32(dev, B43_MMIO_SHM_DATA);
280d0e16 451out:
e4d6b795
MB		 452 return ret;
453}
454
69eddc8a 455u16 b43_shm_read16(struct b43_wldev *dev, u16 routing, u16 offset)
6bbc321a
MB		 456{
457 u16 ret;
458
e4d6b795
MB		 459 if (routing == B43_SHM_SHARED) {
460 B43_WARN_ON(offset & 0x0001);
461 if (offset & 0x0003) {
462 /* Unaligned access */
463 b43_shm_control_word(dev, routing, offset >> 2);
464 ret = b43_read16(dev, B43_MMIO_SHM_DATA_UNALIGNED);
465
280d0e16 466 goto out;
e4d6b795
MB		 467 }
468 offset >>= 2;
469 }
470 b43_shm_control_word(dev, routing, offset);
471 ret = b43_read16(dev, B43_MMIO_SHM_DATA);
280d0e16 472out:
e4d6b795
MB		 473 return ret;
474}
475
69eddc8a 476void b43_shm_write32(struct b43_wldev *dev, u16 routing, u16 offset, u32 value)
6bbc321a 477{
e4d6b795
MB		 478 if (routing == B43_SHM_SHARED) {
479 B43_WARN_ON(offset & 0x0001);
480 if (offset & 0x0003) {
481 /* Unaligned access */
482 b43_shm_control_word(dev, routing, offset >> 2);
e4d6b795 483 b43_write16(dev, B43_MMIO_SHM_DATA_UNALIGNED,
f62ae6cd 484 value & 0xFFFF);
e4d6b795 485 b43_shm_control_word(dev, routing, (offset >> 2) + 1);
f62ae6cd
MB		 486 b43_write16(dev, B43_MMIO_SHM_DATA,
487 (value >> 16) & 0xFFFF);
6bbc321a 488 return;
e4d6b795
MB		 489 }
490 offset >>= 2;
491 }
492 b43_shm_control_word(dev, routing, offset);
e4d6b795
MB		 493 b43_write32(dev, B43_MMIO_SHM_DATA, value);
494}
495
69eddc8a 496void b43_shm_write16(struct b43_wldev *dev, u16 routing, u16 offset, u16 value)
6bbc321a 497{
e4d6b795
MB		 498 if (routing == B43_SHM_SHARED) {
499 B43_WARN_ON(offset & 0x0001);
500 if (offset & 0x0003) {
501 /* Unaligned access */
502 b43_shm_control_word(dev, routing, offset >> 2);
e4d6b795 503 b43_write16(dev, B43_MMIO_SHM_DATA_UNALIGNED, value);
6bbc321a 504 return;
e4d6b795
MB		 505 }
506 offset >>= 2;
507 }
508 b43_shm_control_word(dev, routing, offset);
e4d6b795 509 b43_write16(dev, B43_MMIO_SHM_DATA, value);
6bbc321a
MB		 510}
511
e4d6b795 512/* Read HostFlags */
99da185a 513u64 b43_hf_read(struct b43_wldev *dev)
e4d6b795 514{
35f0d354 515 u64 ret;
e4d6b795
MB		 516
517 ret = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFHI);
518 ret <<= 16;
35f0d354
MB		 519 ret |= b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFMI);
520 ret <<= 16;
e4d6b795
MB		 521 ret |= b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFLO);
522
523 return ret;
524}
525
526/* Write HostFlags */
35f0d354 527void b43_hf_write(struct b43_wldev *dev, u64 value)
e4d6b795 528{
35f0d354
MB		 529 u16 lo, mi, hi;
530
531 lo = (value & 0x00000000FFFFULL);
532 mi = (value & 0x0000FFFF0000ULL) >> 16;
533 hi = (value & 0xFFFF00000000ULL) >> 32;
534 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFLO, lo);
535 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFMI, mi);
536 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFHI, hi);
e4d6b795
MB		 537}
538
403a3a13
MB		 539/* Read the firmware capabilities bitmask (Opensource firmware only) */
540static u16 b43_fwcapa_read(struct b43_wldev *dev)
541{
542 B43_WARN_ON(!dev->fw.opensource);
543 return b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_FWCAPA);
544}
545
3ebbbb56 546void b43_tsf_read(struct b43_wldev *dev, u64 *tsf)
e4d6b795 547{
3ebbbb56
MB		 548 u32 low, high;
549
dedb1eb9 550 B43_WARN_ON(dev->sdev->id.revision < 3);
3ebbbb56
MB		 551
552 /* The hardware guarantees us an atomic read, if we
553 * read the low register first. */
554 low = b43_read32(dev, B43_MMIO_REV3PLUS_TSF_LOW);
555 high = b43_read32(dev, B43_MMIO_REV3PLUS_TSF_HIGH);
556
557 *tsf = high;
558 *tsf <<= 32;
559 *tsf |= low;
e4d6b795
MB		 560}
561
562static void b43_time_lock(struct b43_wldev *dev)
563{
564 u32 macctl;
565
566 macctl = b43_read32(dev, B43_MMIO_MACCTL);
567 macctl |= B43_MACCTL_TBTTHOLD;
568 b43_write32(dev, B43_MMIO_MACCTL, macctl);
569 /* Commit the write */
570 b43_read32(dev, B43_MMIO_MACCTL);
571}
572
573static void b43_time_unlock(struct b43_wldev *dev)
574{
575 u32 macctl;
576
577 macctl = b43_read32(dev, B43_MMIO_MACCTL);
578 macctl &= ~B43_MACCTL_TBTTHOLD;
579 b43_write32(dev, B43_MMIO_MACCTL, macctl);
580 /* Commit the write */
581 b43_read32(dev, B43_MMIO_MACCTL);
582}
583
584static void b43_tsf_write_locked(struct b43_wldev *dev, u64 tsf)
585{
3ebbbb56
MB		 586 u32 low, high;
587
dedb1eb9 588 B43_WARN_ON(dev->sdev->id.revision < 3);
3ebbbb56
MB		 589
590 low = tsf;
591 high = (tsf >> 32);
592 /* The hardware guarantees us an atomic write, if we
593 * write the low register first. */
594 b43_write32(dev, B43_MMIO_REV3PLUS_TSF_LOW, low);
595 mmiowb();
596 b43_write32(dev, B43_MMIO_REV3PLUS_TSF_HIGH, high);
597 mmiowb();
e4d6b795
MB		 598}
599
600void b43_tsf_write(struct b43_wldev *dev, u64 tsf)
601{
602 b43_time_lock(dev);
603 b43_tsf_write_locked(dev, tsf);
604 b43_time_unlock(dev);
605}
606
607static
99da185a 608void b43_macfilter_set(struct b43_wldev *dev, u16 offset, const u8 *mac)
e4d6b795
MB		 609{
610 static const u8 zero_addr[ETH_ALEN] = { 0 };
611 u16 data;
612
613 if (!mac)
614 mac = zero_addr;
615
616 offset |= 0x0020;
617 b43_write16(dev, B43_MMIO_MACFILTER_CONTROL, offset);
618
619 data = mac[0];
620 data |= mac[1] << 8;
621 b43_write16(dev, B43_MMIO_MACFILTER_DATA, data);
622 data = mac[2];
623 data |= mac[3] << 8;
624 b43_write16(dev, B43_MMIO_MACFILTER_DATA, data);
625 data = mac[4];
626 data |= mac[5] << 8;
627 b43_write16(dev, B43_MMIO_MACFILTER_DATA, data);
628}
629
630static void b43_write_mac_bssid_templates(struct b43_wldev *dev)
631{
632 const u8 *mac;
633 const u8 *bssid;
634 u8 mac_bssid[ETH_ALEN * 2];
635 int i;
636 u32 tmp;
637
638 bssid = dev->wl->bssid;
639 mac = dev->wl->mac_addr;
640
641 b43_macfilter_set(dev, B43_MACFILTER_BSSID, bssid);
642
643 memcpy(mac_bssid, mac, ETH_ALEN);
644 memcpy(mac_bssid + ETH_ALEN, bssid, ETH_ALEN);
645
646 /* Write our MAC address and BSSID to template ram */
647 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32)) {
648 tmp = (u32) (mac_bssid[i + 0]);
649 tmp |= (u32) (mac_bssid[i + 1]) << 8;
650 tmp |= (u32) (mac_bssid[i + 2]) << 16;
651 tmp |= (u32) (mac_bssid[i + 3]) << 24;
652 b43_ram_write(dev, 0x20 + i, tmp);
653 }
654}
655
4150c572 656static void b43_upload_card_macaddress(struct b43_wldev *dev)
e4d6b795 657{
e4d6b795 658 b43_write_mac_bssid_templates(dev);
4150c572 659 b43_macfilter_set(dev, B43_MACFILTER_SELF, dev->wl->mac_addr);
e4d6b795
MB		 660}
661
662static void b43_set_slot_time(struct b43_wldev *dev, u16 slot_time)
663{
664 /* slot_time is in usec. */
b6c3f5be
LF		 665 /* This test used to exit for all but a G PHY. */
666 if (b43_current_band(dev->wl) == IEEE80211_BAND_5GHZ)
e4d6b795 667 return;
b6c3f5be
LF		 668 b43_write16(dev, B43_MMIO_IFSSLOT, 510 + slot_time);
669 /* Shared memory location 0x0010 is the slot time and should be
670 * set to slot_time; however, this register is initially 0 and changing
671 * the value adversely affects the transmit rate for BCM4311
672 * devices. Until this behavior is unterstood, delete this step
673 *
674 * b43_shm_write16(dev, B43_SHM_SHARED, 0x0010, slot_time);
675 */
e4d6b795
MB		 676}
677
678static void b43_short_slot_timing_enable(struct b43_wldev *dev)
679{
680 b43_set_slot_time(dev, 9);
e4d6b795
MB		 681}
682
683static void b43_short_slot_timing_disable(struct b43_wldev *dev)
684{
685 b43_set_slot_time(dev, 20);
e4d6b795
MB		 686}
687
e4d6b795 688/* DummyTransmission function, as documented on
2f19c287 689 * http://bcm-v4.sipsolutions.net/802.11/DummyTransmission
e4d6b795 690 */
2f19c287 691void b43_dummy_transmission(struct b43_wldev *dev, bool ofdm, bool pa_on)
e4d6b795
MB		 692{
693 struct b43_phy *phy = &dev->phy;
694 unsigned int i, max_loop;
695 u16 value;
696 u32 buffer[5] = {
697 0x00000000,
698 0x00D40000,
699 0x00000000,
700 0x01000000,
701 0x00000000,
702 };
703
2f19c287 704 if (ofdm) {
e4d6b795
MB		 705 max_loop = 0x1E;
706 buffer[0] = 0x000201CC;
2f19c287 707 } else {
e4d6b795
MB		 708 max_loop = 0xFA;
709 buffer[0] = 0x000B846E;
e4d6b795
MB		 710 }
711
712 for (i = 0; i < 5; i++)
713 b43_ram_write(dev, i * 4, buffer[i]);
714
e4d6b795 715 b43_write16(dev, 0x0568, 0x0000);
dedb1eb9 716 if (dev->sdev->id.revision < 11)
2f19c287
GS		 717 b43_write16(dev, 0x07C0, 0x0000);
718 else
719 b43_write16(dev, 0x07C0, 0x0100);
720 value = (ofdm ? 0x41 : 0x40);
e4d6b795 721 b43_write16(dev, 0x050C, value);
2f19c287
GS		 722 if ((phy->type == B43_PHYTYPE_N) || (phy->type == B43_PHYTYPE_LP))
723 b43_write16(dev, 0x0514, 0x1A02);
e4d6b795
MB		 724 b43_write16(dev, 0x0508, 0x0000);
725 b43_write16(dev, 0x050A, 0x0000);
726 b43_write16(dev, 0x054C, 0x0000);
727 b43_write16(dev, 0x056A, 0x0014);
728 b43_write16(dev, 0x0568, 0x0826);
729 b43_write16(dev, 0x0500, 0x0000);
2f19c287
GS		 730 if (!pa_on && (phy->type == B43_PHYTYPE_N)) {
731 //SPEC TODO
732 }
733
734 switch (phy->type) {
735 case B43_PHYTYPE_N:
736 b43_write16(dev, 0x0502, 0x00D0);
737 break;
738 case B43_PHYTYPE_LP:
739 b43_write16(dev, 0x0502, 0x0050);
740 break;
741 default:
742 b43_write16(dev, 0x0502, 0x0030);
743 }
e4d6b795
MB		 744
745 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
746 b43_radio_write16(dev, 0x0051, 0x0017);
747 for (i = 0x00; i < max_loop; i++) {
748 value = b43_read16(dev, 0x050E);
749 if (value & 0x0080)
750 break;
751 udelay(10);
752 }
753 for (i = 0x00; i < 0x0A; i++) {
754 value = b43_read16(dev, 0x050E);
755 if (value & 0x0400)
756 break;
757 udelay(10);
758 }
1d280ddc 759 for (i = 0x00; i < 0x19; i++) {
e4d6b795
MB		 760 value = b43_read16(dev, 0x0690);
761 if (!(value & 0x0100))
762 break;
763 udelay(10);
764 }
765 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
766 b43_radio_write16(dev, 0x0051, 0x0037);
767}
768
769static void key_write(struct b43_wldev *dev,
99da185a 770 u8 index, u8 algorithm, const u8 *key)
e4d6b795
MB		 771{
772 unsigned int i;
773 u32 offset;
774 u16 value;
775 u16 kidx;
776
777 /* Key index/algo block */
778 kidx = b43_kidx_to_fw(dev, index);
779 value = ((kidx << 4) | algorithm);
780 b43_shm_write16(dev, B43_SHM_SHARED,
781 B43_SHM_SH_KEYIDXBLOCK + (kidx * 2), value);
782
783 /* Write the key to the Key Table Pointer offset */
784 offset = dev->ktp + (index * B43_SEC_KEYSIZE);
785 for (i = 0; i < B43_SEC_KEYSIZE; i += 2) {
786 value = key[i];
787 value |= (u16) (key[i + 1]) << 8;
788 b43_shm_write16(dev, B43_SHM_SHARED, offset + i, value);
789 }
790}
791
99da185a 792static void keymac_write(struct b43_wldev *dev, u8 index, const u8 *addr)
e4d6b795
MB		 793{
794 u32 addrtmp[2] = { 0, 0, };
66d2d089 795 u8 pairwise_keys_start = B43_NR_GROUP_KEYS * 2;
e4d6b795
MB		 796
797 if (b43_new_kidx_api(dev))
66d2d089 798 pairwise_keys_start = B43_NR_GROUP_KEYS;
e4d6b795 799
66d2d089
MB		 800 B43_WARN_ON(index < pairwise_keys_start);
801 /* We have four default TX keys and possibly four default RX keys.
e4d6b795
MB		 802 * Physical mac 0 is mapped to physical key 4 or 8, depending
803 * on the firmware version.
804 * So we must adjust the index here.
805 */
66d2d089
MB		 806 index -= pairwise_keys_start;
807 B43_WARN_ON(index >= B43_NR_PAIRWISE_KEYS);
e4d6b795
MB		 808
809 if (addr) {
810 addrtmp[0] = addr[0];
811 addrtmp[0] |= ((u32) (addr[1]) << 8);
812 addrtmp[0] |= ((u32) (addr[2]) << 16);
813 addrtmp[0] |= ((u32) (addr[3]) << 24);
814 addrtmp[1] = addr[4];
815 addrtmp[1] |= ((u32) (addr[5]) << 8);
816 }
817
66d2d089
MB		 818 /* Receive match transmitter address (RCMTA) mechanism */
819 b43_shm_write32(dev, B43_SHM_RCMTA,
820 (index * 2) + 0, addrtmp[0]);
821 b43_shm_write16(dev, B43_SHM_RCMTA,
822 (index * 2) + 1, addrtmp[1]);
e4d6b795
MB		 823}
824
035d0243 825/* The ucode will use phase1 key with TEK key to decrypt rx packets.
826 * When a packet is received, the iv32 is checked.
827 * - if it doesn't the packet is returned without modification (and software
828 * decryption can be done). That's what happen when iv16 wrap.
829 * - if it does, the rc4 key is computed, and decryption is tried.
830 * Either it will success and B43_RX_MAC_DEC is returned,
831 * either it fails and B43_RX_MAC_DEC|B43_RX_MAC_DECERR is returned
832 * and the packet is not usable (it got modified by the ucode).
833 * So in order to never have B43_RX_MAC_DECERR, we should provide
834 * a iv32 and phase1key that match. Because we drop packets in case of
835 * B43_RX_MAC_DECERR, if we have a correct iv32 but a wrong phase1key, all
836 * packets will be lost without higher layer knowing (ie no resync possible
837 * until next wrap).
838 *
839 * NOTE : this should support 50 key like RCMTA because
840 * (B43_SHM_SH_KEYIDXBLOCK - B43_SHM_SH_TKIPTSCTTAK)/14 = 50
841 */
842static void rx_tkip_phase1_write(struct b43_wldev *dev, u8 index, u32 iv32,
843 u16 *phase1key)
844{
845 unsigned int i;
846 u32 offset;
847 u8 pairwise_keys_start = B43_NR_GROUP_KEYS * 2;
848
849 if (!modparam_hwtkip)
850 return;
851
852 if (b43_new_kidx_api(dev))
853 pairwise_keys_start = B43_NR_GROUP_KEYS;
854
855 B43_WARN_ON(index < pairwise_keys_start);
856 /* We have four default TX keys and possibly four default RX keys.
857 * Physical mac 0 is mapped to physical key 4 or 8, depending
858 * on the firmware version.
859 * So we must adjust the index here.
860 */
861 index -= pairwise_keys_start;
862 B43_WARN_ON(index >= B43_NR_PAIRWISE_KEYS);
863
864 if (b43_debug(dev, B43_DBG_KEYS)) {
865 b43dbg(dev->wl, "rx_tkip_phase1_write : idx 0x%x, iv32 0x%x\n",
866 index, iv32);
867 }
868 /* Write the key to the RX tkip shared mem */
869 offset = B43_SHM_SH_TKIPTSCTTAK + index * (10 + 4);
870 for (i = 0; i < 10; i += 2) {
871 b43_shm_write16(dev, B43_SHM_SHARED, offset + i,
872 phase1key ? phase1key[i / 2] : 0);
873 }
874 b43_shm_write16(dev, B43_SHM_SHARED, offset + i, iv32);
875 b43_shm_write16(dev, B43_SHM_SHARED, offset + i + 2, iv32 >> 16);
876}
877
878static void b43_op_update_tkip_key(struct ieee80211_hw *hw,
b3fbdcf4
JB		 879 struct ieee80211_vif *vif,
880 struct ieee80211_key_conf *keyconf,
881 struct ieee80211_sta *sta,
882 u32 iv32, u16 *phase1key)
035d0243 883{
884 struct b43_wl *wl = hw_to_b43_wl(hw);
885 struct b43_wldev *dev;
886 int index = keyconf->hw_key_idx;
887
888 if (B43_WARN_ON(!modparam_hwtkip))
889 return;
890
96869a39
MB		 891 /* This is only called from the RX path through mac80211, where
892 * our mutex is already locked. */
893 B43_WARN_ON(!mutex_is_locked(&wl->mutex));
035d0243 894 dev = wl->current_dev;
96869a39 895 B43_WARN_ON(!dev || b43_status(dev) < B43_STAT_INITIALIZED);
035d0243 896
897 keymac_write(dev, index, NULL); /* First zero out mac to avoid race */
898
899 rx_tkip_phase1_write(dev, index, iv32, phase1key);
b3fbdcf4
JB		 900 /* only pairwise TKIP keys are supported right now */
901 if (WARN_ON(!sta))
96869a39 902 return;
b3fbdcf4 903 keymac_write(dev, index, sta->addr);
035d0243 904}
905
e4d6b795
MB		 906static void do_key_write(struct b43_wldev *dev,
907 u8 index, u8 algorithm,
99da185a 908 const u8 *key, size_t key_len, const u8 *mac_addr)
e4d6b795
MB		 909{
910 u8 buf[B43_SEC_KEYSIZE] = { 0, };
66d2d089 911 u8 pairwise_keys_start = B43_NR_GROUP_KEYS * 2;
e4d6b795
MB		 912
913 if (b43_new_kidx_api(dev))
66d2d089 914 pairwise_keys_start = B43_NR_GROUP_KEYS;
e4d6b795 915
66d2d089 916 B43_WARN_ON(index >= ARRAY_SIZE(dev->key));
e4d6b795
MB		 917 B43_WARN_ON(key_len > B43_SEC_KEYSIZE);
918
66d2d089 919 if (index >= pairwise_keys_start)
e4d6b795 920 keymac_write(dev, index, NULL); /* First zero out mac. */
035d0243 921 if (algorithm == B43_SEC_ALGO_TKIP) {
922 /*
923 * We should provide an initial iv32, phase1key pair.
924 * We could start with iv32=0 and compute the corresponding
925 * phase1key, but this means calling ieee80211_get_tkip_key
926 * with a fake skb (or export other tkip function).
927 * Because we are lazy we hope iv32 won't start with
928 * 0xffffffff and let's b43_op_update_tkip_key provide a
929 * correct pair.
930 */
931 rx_tkip_phase1_write(dev, index, 0xffffffff, (u16*)buf);
932 } else if (index >= pairwise_keys_start) /* clear it */
933 rx_tkip_phase1_write(dev, index, 0, NULL);
e4d6b795
MB		 934 if (key)
935 memcpy(buf, key, key_len);
936 key_write(dev, index, algorithm, buf);
66d2d089 937 if (index >= pairwise_keys_start)
e4d6b795
MB		 938 keymac_write(dev, index, mac_addr);
939
940 dev->key[index].algorithm = algorithm;
941}
942
943static int b43_key_write(struct b43_wldev *dev,
944 int index, u8 algorithm,
99da185a
JD		 945 const u8 *key, size_t key_len,
946 const u8 *mac_addr,
e4d6b795
MB		 947 struct ieee80211_key_conf *keyconf)
948{
949 int i;
66d2d089 950 int pairwise_keys_start;
e4d6b795 951
035d0243 952 /* For ALG_TKIP the key is encoded as a 256-bit (32 byte) data block:
953 * - Temporal Encryption Key (128 bits)
954 * - Temporal Authenticator Tx MIC Key (64 bits)
955 * - Temporal Authenticator Rx MIC Key (64 bits)
956 *
957 * Hardware only store TEK
958 */
959 if (algorithm == B43_SEC_ALGO_TKIP && key_len == 32)
960 key_len = 16;
e4d6b795
MB		 961 if (key_len > B43_SEC_KEYSIZE)
962 return -EINVAL;
66d2d089 963 for (i = 0; i < ARRAY_SIZE(dev->key); i++) {
e4d6b795
MB		 964 /* Check that we don't already have this key. */
965 B43_WARN_ON(dev->key[i].keyconf == keyconf);
966 }
967 if (index < 0) {
e808e586 968 /* Pairwise key. Get an empty slot for the key. */
e4d6b795 969 if (b43_new_kidx_api(dev))
66d2d089 970 pairwise_keys_start = B43_NR_GROUP_KEYS;
e4d6b795 971 else
66d2d089
MB		 972 pairwise_keys_start = B43_NR_GROUP_KEYS * 2;
973 for (i = pairwise_keys_start;
974 i < pairwise_keys_start + B43_NR_PAIRWISE_KEYS;
975 i++) {
976 B43_WARN_ON(i >= ARRAY_SIZE(dev->key));
e4d6b795
MB		 977 if (!dev->key[i].keyconf) {
978 /* found empty */
979 index = i;
980 break;
981 }
982 }
983 if (index < 0) {
e808e586 984 b43warn(dev->wl, "Out of hardware key memory\n");
e4d6b795
MB		 985 return -ENOSPC;
986 }
987 } else
988 B43_WARN_ON(index > 3);
989
990 do_key_write(dev, index, algorithm, key, key_len, mac_addr);
991 if ((index <= 3) && !b43_new_kidx_api(dev)) {
992 /* Default RX key */
993 B43_WARN_ON(mac_addr);
994 do_key_write(dev, index + 4, algorithm, key, key_len, NULL);
995 }
996 keyconf->hw_key_idx = index;
997 dev->key[index].keyconf = keyconf;
998
999 return 0;
1000}
1001
1002static int b43_key_clear(struct b43_wldev *dev, int index)
1003{
66d2d089 1004 if (B43_WARN_ON((index < 0) || (index >= ARRAY_SIZE(dev->key))))
e4d6b795
MB		 1005 return -EINVAL;
1006 do_key_write(dev, index, B43_SEC_ALGO_NONE,
1007 NULL, B43_SEC_KEYSIZE, NULL);
1008 if ((index <= 3) && !b43_new_kidx_api(dev)) {
1009 do_key_write(dev, index + 4, B43_SEC_ALGO_NONE,
1010 NULL, B43_SEC_KEYSIZE, NULL);
1011 }
1012 dev->key[index].keyconf = NULL;
1013
1014 return 0;
1015}
1016
1017static void b43_clear_keys(struct b43_wldev *dev)
1018{
66d2d089 1019 int i, count;
e4d6b795 1020
66d2d089
MB		 1021 if (b43_new_kidx_api(dev))
1022 count = B43_NR_GROUP_KEYS + B43_NR_PAIRWISE_KEYS;
1023 else
1024 count = B43_NR_GROUP_KEYS * 2 + B43_NR_PAIRWISE_KEYS;
1025 for (i = 0; i < count; i++)
e4d6b795
MB		 1026 b43_key_clear(dev, i);
1027}
1028
9cf7f247
MB		 1029static void b43_dump_keymemory(struct b43_wldev *dev)
1030{
66d2d089 1031 unsigned int i, index, count, offset, pairwise_keys_start;
9cf7f247
MB		 1032 u8 mac[ETH_ALEN];
1033 u16 algo;
1034 u32 rcmta0;
1035 u16 rcmta1;
1036 u64 hf;
1037 struct b43_key *key;
1038
1039 if (!b43_debug(dev, B43_DBG_KEYS))
1040 return;
1041
1042 hf = b43_hf_read(dev);
1043 b43dbg(dev->wl, "Hardware key memory dump: USEDEFKEYS=%u\n",
1044 !!(hf & B43_HF_USEDEFKEYS));
66d2d089
MB		 1045 if (b43_new_kidx_api(dev)) {
1046 pairwise_keys_start = B43_NR_GROUP_KEYS;
1047 count = B43_NR_GROUP_KEYS + B43_NR_PAIRWISE_KEYS;
1048 } else {
1049 pairwise_keys_start = B43_NR_GROUP_KEYS * 2;
1050 count = B43_NR_GROUP_KEYS * 2 + B43_NR_PAIRWISE_KEYS;
1051 }
1052 for (index = 0; index < count; index++) {
9cf7f247
MB		 1053 key = &(dev->key[index]);
1054 printk(KERN_DEBUG "Key slot %02u: %s",
1055 index, (key->keyconf == NULL) ? " " : "*");
1056 offset = dev->ktp + (index * B43_SEC_KEYSIZE);
1057 for (i = 0; i < B43_SEC_KEYSIZE; i += 2) {
1058 u16 tmp = b43_shm_read16(dev, B43_SHM_SHARED, offset + i);
1059 printk("%02X%02X", (tmp & 0xFF), ((tmp >> 8) & 0xFF));
1060 }
1061
1062 algo = b43_shm_read16(dev, B43_SHM_SHARED,
1063 B43_SHM_SH_KEYIDXBLOCK + (index * 2));
1064 printk(" Algo: %04X/%02X", algo, key->algorithm);
1065
66d2d089 1066 if (index >= pairwise_keys_start) {
035d0243 1067 if (key->algorithm == B43_SEC_ALGO_TKIP) {
1068 printk(" TKIP: ");
1069 offset = B43_SHM_SH_TKIPTSCTTAK + (index - 4) * (10 + 4);
1070 for (i = 0; i < 14; i += 2) {
1071 u16 tmp = b43_shm_read16(dev, B43_SHM_SHARED, offset + i);
1072 printk("%02X%02X", (tmp & 0xFF), ((tmp >> 8) & 0xFF));
1073 }
1074 }
9cf7f247 1075 rcmta0 = b43_shm_read32(dev, B43_SHM_RCMTA,
66d2d089 1076 ((index - pairwise_keys_start) * 2) + 0);
9cf7f247 1077 rcmta1 = b43_shm_read16(dev, B43_SHM_RCMTA,
66d2d089 1078 ((index - pairwise_keys_start) * 2) + 1);
9cf7f247
MB		 1079 *((__le32 *)(&mac[0])) = cpu_to_le32(rcmta0);
1080 *((__le16 *)(&mac[4])) = cpu_to_le16(rcmta1);
e91d8334 1081 printk(" MAC: %pM", mac);
9cf7f247
MB		 1082 } else
1083 printk(" DEFAULT KEY");
1084 printk("\n");
1085 }
1086}
1087
e4d6b795
MB		 1088void b43_power_saving_ctl_bits(struct b43_wldev *dev, unsigned int ps_flags)
1089{
1090 u32 macctl;
1091 u16 ucstat;
1092 bool hwps;
1093 bool awake;
1094 int i;
1095
1096 B43_WARN_ON((ps_flags & B43_PS_ENABLED) &&
1097 (ps_flags & B43_PS_DISABLED));
1098 B43_WARN_ON((ps_flags & B43_PS_AWAKE) && (ps_flags & B43_PS_ASLEEP));
1099
1100 if (ps_flags & B43_PS_ENABLED) {
1101 hwps = 1;
1102 } else if (ps_flags & B43_PS_DISABLED) {
1103 hwps = 0;
1104 } else {
1105 //TODO: If powersave is not off and FIXME is not set and we are not in adhoc
1106 // and thus is not an AP and we are associated, set bit 25
1107 }
1108 if (ps_flags & B43_PS_AWAKE) {
1109 awake = 1;
1110 } else if (ps_flags & B43_PS_ASLEEP) {
1111 awake = 0;
1112 } else {
1113 //TODO: If the device is awake or this is an AP, or we are scanning, or FIXME,
1114 // or we are associated, or FIXME, or the latest PS-Poll packet sent was
1115 // successful, set bit26
1116 }
1117
1118/* FIXME: For now we force awake-on and hwps-off */
1119 hwps = 0;
1120 awake = 1;
1121
1122 macctl = b43_read32(dev, B43_MMIO_MACCTL);
1123 if (hwps)
1124 macctl |= B43_MACCTL_HWPS;
1125 else
1126 macctl &= ~B43_MACCTL_HWPS;
1127 if (awake)
1128 macctl |= B43_MACCTL_AWAKE;
1129 else
1130 macctl &= ~B43_MACCTL_AWAKE;
1131 b43_write32(dev, B43_MMIO_MACCTL, macctl);
1132 /* Commit write */
1133 b43_read32(dev, B43_MMIO_MACCTL);
dedb1eb9 1134 if (awake && dev->sdev->id.revision >= 5) {
e4d6b795
MB		 1135 /* Wait for the microcode to wake up. */
1136 for (i = 0; i < 100; i++) {
1137 ucstat = b43_shm_read16(dev, B43_SHM_SHARED,
1138 B43_SHM_SH_UCODESTAT);
1139 if (ucstat != B43_SHM_SH_UCODESTAT_SLEEP)
1140 break;
1141 udelay(10);
1142 }
1143 }
1144}
1145
e4d6b795
MB		 1146void b43_wireless_core_reset(struct b43_wldev *dev, u32 flags)
1147{
1148 u32 tmslow;
1149 u32 macctl;
1150
1151 flags |= B43_TMSLOW_PHYCLKEN;
1152 flags |= B43_TMSLOW_PHYRESET;
42ab135f
RM		 1153 if (dev->phy.type == B43_PHYTYPE_N)
1154 flags |= B43_TMSLOW_PHY_BANDWIDTH_20MHZ; /* Make 20 MHz def */
dedb1eb9 1155 ssb_device_enable(dev->sdev, flags);
e4d6b795
MB		 1156 msleep(2); /* Wait for the PLL to turn on. */
1157
1158 /* Now take the PHY out of Reset again */
dedb1eb9 1159 tmslow = ssb_read32(dev->sdev, SSB_TMSLOW);
e4d6b795
MB		 1160 tmslow |= SSB_TMSLOW_FGC;
1161 tmslow &= ~B43_TMSLOW_PHYRESET;
dedb1eb9
RM		 1162 ssb_write32(dev->sdev, SSB_TMSLOW, tmslow);
1163 ssb_read32(dev->sdev, SSB_TMSLOW); /* flush */
e4d6b795
MB		 1164 msleep(1);
1165 tmslow &= ~SSB_TMSLOW_FGC;
dedb1eb9
RM		 1166 ssb_write32(dev->sdev, SSB_TMSLOW, tmslow);
1167 ssb_read32(dev->sdev, SSB_TMSLOW); /* flush */
e4d6b795
MB		 1168 msleep(1);
1169
fb11137a
MB		 1170 /* Turn Analog ON, but only if we already know the PHY-type.
1171 * This protects against very early setup where we don't know the
1172 * PHY-type, yet. wireless_core_reset will be called once again later,
1173 * when we know the PHY-type. */
1174 if (dev->phy.ops)
cb24f57f 1175 dev->phy.ops->switch_analog(dev, 1);
e4d6b795
MB		 1176
1177 macctl = b43_read32(dev, B43_MMIO_MACCTL);
1178 macctl &= ~B43_MACCTL_GMODE;
1179 if (flags & B43_TMSLOW_GMODE)
1180 macctl |= B43_MACCTL_GMODE;
1181 macctl |= B43_MACCTL_IHR_ENABLED;
1182 b43_write32(dev, B43_MMIO_MACCTL, macctl);
1183}
1184
1185static void handle_irq_transmit_status(struct b43_wldev *dev)
1186{
1187 u32 v0, v1;
1188 u16 tmp;
1189 struct b43_txstatus stat;
1190
1191 while (1) {
1192 v0 = b43_read32(dev, B43_MMIO_XMITSTAT_0);
1193 if (!(v0 & 0x00000001))
1194 break;
1195 v1 = b43_read32(dev, B43_MMIO_XMITSTAT_1);
1196
1197 stat.cookie = (v0 >> 16);
1198 stat.seq = (v1 & 0x0000FFFF);
1199 stat.phy_stat = ((v1 & 0x00FF0000) >> 16);
1200 tmp = (v0 & 0x0000FFFF);
1201 stat.frame_count = ((tmp & 0xF000) >> 12);
1202 stat.rts_count = ((tmp & 0x0F00) >> 8);
1203 stat.supp_reason = ((tmp & 0x001C) >> 2);
1204 stat.pm_indicated = !!(tmp & 0x0080);
1205 stat.intermediate = !!(tmp & 0x0040);
1206 stat.for_ampdu = !!(tmp & 0x0020);
1207 stat.acked = !!(tmp & 0x0002);
1208
1209 b43_handle_txstatus(dev, &stat);
1210 }
1211}
1212
1213static void drain_txstatus_queue(struct b43_wldev *dev)
1214{
1215 u32 dummy;
1216
dedb1eb9 1217 if (dev->sdev->id.revision < 5)
e4d6b795
MB		 1218 return;
1219 /* Read all entries from the microcode TXstatus FIFO
1220 * and throw them away.
1221 */
1222 while (1) {
1223 dummy = b43_read32(dev, B43_MMIO_XMITSTAT_0);
1224 if (!(dummy & 0x00000001))
1225 break;
1226 dummy = b43_read32(dev, B43_MMIO_XMITSTAT_1);
1227 }
1228}
1229
1230static u32 b43_jssi_read(struct b43_wldev *dev)
1231{
1232 u32 val = 0;
1233
1234 val = b43_shm_read16(dev, B43_SHM_SHARED, 0x08A);
1235 val <<= 16;
1236 val |= b43_shm_read16(dev, B43_SHM_SHARED, 0x088);
1237
1238 return val;
1239}
1240
1241static void b43_jssi_write(struct b43_wldev *dev, u32 jssi)
1242{
1243 b43_shm_write16(dev, B43_SHM_SHARED, 0x088, (jssi & 0x0000FFFF));
1244 b43_shm_write16(dev, B43_SHM_SHARED, 0x08A, (jssi & 0xFFFF0000) >> 16);
1245}
1246
1247static void b43_generate_noise_sample(struct b43_wldev *dev)
1248{
1249 b43_jssi_write(dev, 0x7F7F7F7F);
aa6c7ae2
MB		 1250 b43_write32(dev, B43_MMIO_MACCMD,
1251 b43_read32(dev, B43_MMIO_MACCMD) | B43_MACCMD_BGNOISE);
e4d6b795
MB		 1252}
1253
1254static void b43_calculate_link_quality(struct b43_wldev *dev)
1255{
1256 /* Top half of Link Quality calculation. */
1257
ef1a628d
MB		 1258 if (dev->phy.type != B43_PHYTYPE_G)
1259 return;
e4d6b795
MB		 1260 if (dev->noisecalc.calculation_running)
1261 return;
e4d6b795
MB		 1262 dev->noisecalc.calculation_running = 1;
1263 dev->noisecalc.nr_samples = 0;
1264
1265 b43_generate_noise_sample(dev);
1266}
1267
1268static void handle_irq_noise(struct b43_wldev *dev)
1269{
ef1a628d 1270 struct b43_phy_g *phy = dev->phy.g;
e4d6b795
MB		 1271 u16 tmp;
1272 u8 noise[4];
1273 u8 i, j;
1274 s32 average;
1275
1276 /* Bottom half of Link Quality calculation. */
1277
ef1a628d
MB		 1278 if (dev->phy.type != B43_PHYTYPE_G)
1279 return;
1280
98a3b2fe
MB		 1281 /* Possible race condition: It might be possible that the user
1282 * changed to a different channel in the meantime since we
1283 * started the calculation. We ignore that fact, since it's
1284 * not really that much of a problem. The background noise is
1285 * an estimation only anyway. Slightly wrong results will get damped
1286 * by the averaging of the 8 sample rounds. Additionally the
1287 * value is shortlived. So it will be replaced by the next noise
1288 * calculation round soon. */
1289
e4d6b795 1290 B43_WARN_ON(!dev->noisecalc.calculation_running);
1a09404a 1291 *((__le32 *)noise) = cpu_to_le32(b43_jssi_read(dev));
e4d6b795
MB		 1292 if (noise[0] == 0x7F || noise[1] == 0x7F ||
1293 noise[2] == 0x7F || noise[3] == 0x7F)
1294 goto generate_new;
1295
1296 /* Get the noise samples. */
1297 B43_WARN_ON(dev->noisecalc.nr_samples >= 8);
1298 i = dev->noisecalc.nr_samples;
cdbf0846
HH		 1299 noise[0] = clamp_val(noise[0], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1300 noise[1] = clamp_val(noise[1], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1301 noise[2] = clamp_val(noise[2], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1302 noise[3] = clamp_val(noise[3], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
e4d6b795
MB		 1303 dev->noisecalc.samples[i][0] = phy->nrssi_lt[noise[0]];
1304 dev->noisecalc.samples[i][1] = phy->nrssi_lt[noise[1]];
1305 dev->noisecalc.samples[i][2] = phy->nrssi_lt[noise[2]];
1306 dev->noisecalc.samples[i][3] = phy->nrssi_lt[noise[3]];
1307 dev->noisecalc.nr_samples++;
1308 if (dev->noisecalc.nr_samples == 8) {
1309 /* Calculate the Link Quality by the noise samples. */
1310 average = 0;
1311 for (i = 0; i < 8; i++) {
1312 for (j = 0; j < 4; j++)
1313 average += dev->noisecalc.samples[i][j];
1314 }
1315 average /= (8 * 4);
1316 average *= 125;
1317 average += 64;
1318 average /= 128;
1319 tmp = b43_shm_read16(dev, B43_SHM_SHARED, 0x40C);
1320 tmp = (tmp / 128) & 0x1F;
1321 if (tmp >= 8)
1322 average += 2;
1323 else
1324 average -= 25;
1325 if (tmp == 8)
1326 average -= 72;
1327 else
1328 average -= 48;
1329
1330 dev->stats.link_noise = average;
e4d6b795
MB		 1331 dev->noisecalc.calculation_running = 0;
1332 return;
1333 }
98a3b2fe 1334generate_new:
e4d6b795
MB		 1335 b43_generate_noise_sample(dev);
1336}
1337
1338static void handle_irq_tbtt_indication(struct b43_wldev *dev)
1339{
05c914fe 1340 if (b43_is_mode(dev->wl, NL80211_IFTYPE_AP)) {
e4d6b795
MB		 1341 ///TODO: PS TBTT
1342 } else {
1343 if (1 /*FIXME: the last PSpoll frame was sent successfully */ )
1344 b43_power_saving_ctl_bits(dev, 0);
1345 }
05c914fe 1346 if (b43_is_mode(dev->wl, NL80211_IFTYPE_ADHOC))
aa6c7ae2 1347 dev->dfq_valid = 1;
e4d6b795
MB		 1348}
1349
1350static void handle_irq_atim_end(struct b43_wldev *dev)
1351{
aa6c7ae2
MB		 1352 if (dev->dfq_valid) {
1353 b43_write32(dev, B43_MMIO_MACCMD,
1354 b43_read32(dev, B43_MMIO_MACCMD)
1355 | B43_MACCMD_DFQ_VALID);
1356 dev->dfq_valid = 0;
1357 }
e4d6b795
MB		 1358}
1359
1360static void handle_irq_pmq(struct b43_wldev *dev)
1361{
1362 u32 tmp;
1363
1364 //TODO: AP mode.
1365
1366 while (1) {
1367 tmp = b43_read32(dev, B43_MMIO_PS_STATUS);
1368 if (!(tmp & 0x00000008))
1369 break;
1370 }
1371 /* 16bit write is odd, but correct. */
1372 b43_write16(dev, B43_MMIO_PS_STATUS, 0x0002);
1373}
1374
1375static void b43_write_template_common(struct b43_wldev *dev,
99da185a 1376 const u8 *data, u16 size,
e4d6b795
MB		 1377 u16 ram_offset,
1378 u16 shm_size_offset, u8 rate)
1379{
1380 u32 i, tmp;
1381 struct b43_plcp_hdr4 plcp;
1382
1383 plcp.data = 0;
1384 b43_generate_plcp_hdr(&plcp, size + FCS_LEN, rate);
1385 b43_ram_write(dev, ram_offset, le32_to_cpu(plcp.data));
1386 ram_offset += sizeof(u32);
1387 /* The PLCP is 6 bytes long, but we only wrote 4 bytes, yet.
1388 * So leave the first two bytes of the next write blank.
1389 */
1390 tmp = (u32) (data[0]) << 16;
1391 tmp |= (u32) (data[1]) << 24;
1392 b43_ram_write(dev, ram_offset, tmp);
1393 ram_offset += sizeof(u32);
1394 for (i = 2; i < size; i += sizeof(u32)) {
1395 tmp = (u32) (data[i + 0]);
1396 if (i + 1 < size)
1397 tmp |= (u32) (data[i + 1]) << 8;
1398 if (i + 2 < size)
1399 tmp |= (u32) (data[i + 2]) << 16;
1400 if (i + 3 < size)
1401 tmp |= (u32) (data[i + 3]) << 24;
1402 b43_ram_write(dev, ram_offset + i - 2, tmp);
1403 }
1404 b43_shm_write16(dev, B43_SHM_SHARED, shm_size_offset,
1405 size + sizeof(struct b43_plcp_hdr6));
1406}
1407
5042c507
MB		 1408/* Check if the use of the antenna that ieee80211 told us to
1409 * use is possible. This will fall back to DEFAULT.
1410 * "antenna_nr" is the antenna identifier we got from ieee80211. */
1411u8 b43_ieee80211_antenna_sanitize(struct b43_wldev *dev,
1412 u8 antenna_nr)
1413{
1414 u8 antenna_mask;
1415
1416 if (antenna_nr == 0) {
1417 /* Zero means "use default antenna". That's always OK. */
1418 return 0;
1419 }
1420
1421 /* Get the mask of available antennas. */
1422 if (dev->phy.gmode)
dedb1eb9 1423 antenna_mask = dev->sdev->bus->sprom.ant_available_bg;
5042c507 1424 else
dedb1eb9 1425 antenna_mask = dev->sdev->bus->sprom.ant_available_a;
5042c507
MB		 1426
1427 if (!(antenna_mask & (1 << (antenna_nr - 1)))) {
1428 /* This antenna is not available. Fall back to default. */
1429 return 0;
1430 }
1431
1432 return antenna_nr;
1433}
1434
5042c507
MB		 1435/* Convert a b43 antenna number value to the PHY TX control value. */
1436static u16 b43_antenna_to_phyctl(int antenna)
1437{
1438 switch (antenna) {
1439 case B43_ANTENNA0:
1440 return B43_TXH_PHY_ANT0;
1441 case B43_ANTENNA1:
1442 return B43_TXH_PHY_ANT1;
1443 case B43_ANTENNA2:
1444 return B43_TXH_PHY_ANT2;
1445 case B43_ANTENNA3:
1446 return B43_TXH_PHY_ANT3;
64e368bf
GS		 1447 case B43_ANTENNA_AUTO0:
1448 case B43_ANTENNA_AUTO1:
5042c507
MB		 1449 return B43_TXH_PHY_ANT01AUTO;
1450 }
1451 B43_WARN_ON(1);
1452 return 0;
1453}
1454
e4d6b795
MB		 1455static void b43_write_beacon_template(struct b43_wldev *dev,
1456 u16 ram_offset,
5042c507 1457 u16 shm_size_offset)
e4d6b795 1458{
47f76ca3 1459 unsigned int i, len, variable_len;
e66fee6a
MB		 1460 const struct ieee80211_mgmt *bcn;
1461 const u8 *ie;
1462 bool tim_found = 0;
5042c507
MB		 1463 unsigned int rate;
1464 u16 ctl;
1465 int antenna;
e039fa4a 1466 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(dev->wl->current_beacon);
e4d6b795 1467
e66fee6a
MB		 1468 bcn = (const struct ieee80211_mgmt *)(dev->wl->current_beacon->data);
1469 len = min((size_t) dev->wl->current_beacon->len,
e4d6b795 1470 0x200 - sizeof(struct b43_plcp_hdr6));
e039fa4a 1471 rate = ieee80211_get_tx_rate(dev->wl->hw, info)->hw_value;
e66fee6a
MB		 1472
1473 b43_write_template_common(dev, (const u8 *)bcn,
e4d6b795 1474 len, ram_offset, shm_size_offset, rate);
e66fee6a 1475
5042c507 1476 /* Write the PHY TX control parameters. */
0f4ac38b 1477 antenna = B43_ANTENNA_DEFAULT;
5042c507
MB		 1478 antenna = b43_antenna_to_phyctl(antenna);
1479 ctl = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_BEACPHYCTL);
1480 /* We can't send beacons with short preamble. Would get PHY errors. */
1481 ctl &= ~B43_TXH_PHY_SHORTPRMBL;
1482 ctl &= ~B43_TXH_PHY_ANT;
1483 ctl &= ~B43_TXH_PHY_ENC;
1484 ctl |= antenna;
1485 if (b43_is_cck_rate(rate))
1486 ctl |= B43_TXH_PHY_ENC_CCK;
1487 else
1488 ctl |= B43_TXH_PHY_ENC_OFDM;
1489 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_BEACPHYCTL, ctl);
1490
e66fee6a
MB		 1491 /* Find the position of the TIM and the DTIM_period value
1492 * and write them to SHM. */
1493 ie = bcn->u.beacon.variable;
47f76ca3
MB		 1494 variable_len = len - offsetof(struct ieee80211_mgmt, u.beacon.variable);
1495 for (i = 0; i < variable_len - 2; ) {
e66fee6a
MB		 1496 uint8_t ie_id, ie_len;
1497
1498 ie_id = ie[i];
1499 ie_len = ie[i + 1];
1500 if (ie_id == 5) {
1501 u16 tim_position;
1502 u16 dtim_period;
1503 /* This is the TIM Information Element */
1504
1505 /* Check whether the ie_len is in the beacon data range. */
47f76ca3 1506 if (variable_len < ie_len + 2 + i)
e66fee6a
MB		 1507 break;
1508 /* A valid TIM is at least 4 bytes long. */
1509 if (ie_len < 4)
1510 break;
1511 tim_found = 1;
1512
1513 tim_position = sizeof(struct b43_plcp_hdr6);
1514 tim_position += offsetof(struct ieee80211_mgmt, u.beacon.variable);
1515 tim_position += i;
1516
1517 dtim_period = ie[i + 3];
1518
1519 b43_shm_write16(dev, B43_SHM_SHARED,
1520 B43_SHM_SH_TIMBPOS, tim_position);
1521 b43_shm_write16(dev, B43_SHM_SHARED,
1522 B43_SHM_SH_DTIMPER, dtim_period);
1523 break;
1524 }
1525 i += ie_len + 2;
1526 }
1527 if (!tim_found) {
04dea136
JB		 1528 /*
1529 * If ucode wants to modify TIM do it behind the beacon, this
1530 * will happen, for example, when doing mesh networking.
1531 */
1532 b43_shm_write16(dev, B43_SHM_SHARED,
1533 B43_SHM_SH_TIMBPOS,
1534 len + sizeof(struct b43_plcp_hdr6));
1535 b43_shm_write16(dev, B43_SHM_SHARED,
1536 B43_SHM_SH_DTIMPER, 0);
1537 }
1538 b43dbg(dev->wl, "Updated beacon template at 0x%x\n", ram_offset);
e4d6b795
MB		 1539}
1540
6b4bec01
MB		 1541static void b43_upload_beacon0(struct b43_wldev *dev)
1542{
1543 struct b43_wl *wl = dev->wl;
1544
1545 if (wl->beacon0_uploaded)
1546 return;
1547 b43_write_beacon_template(dev, 0x68, 0x18);
6b4bec01
MB		 1548 wl->beacon0_uploaded = 1;
1549}
1550
1551static void b43_upload_beacon1(struct b43_wldev *dev)
1552{
1553 struct b43_wl *wl = dev->wl;
1554
1555 if (wl->beacon1_uploaded)
1556 return;
1557 b43_write_beacon_template(dev, 0x468, 0x1A);
1558 wl->beacon1_uploaded = 1;
1559}
1560
c97a4ccc
MB		 1561static void handle_irq_beacon(struct b43_wldev *dev)
1562{
1563 struct b43_wl *wl = dev->wl;
1564 u32 cmd, beacon0_valid, beacon1_valid;
1565
05c914fe
JB		 1566 if (!b43_is_mode(wl, NL80211_IFTYPE_AP) &&
1567 !b43_is_mode(wl, NL80211_IFTYPE_MESH_POINT))
c97a4ccc
MB		 1568 return;
1569
1570 /* This is the bottom half of the asynchronous beacon update. */
1571
1572 /* Ignore interrupt in the future. */
13790728 1573 dev->irq_mask &= ~B43_IRQ_BEACON;
c97a4ccc
MB		 1574
1575 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1576 beacon0_valid = (cmd & B43_MACCMD_BEACON0_VALID);
1577 beacon1_valid = (cmd & B43_MACCMD_BEACON1_VALID);
1578
1579 /* Schedule interrupt manually, if busy. */
1580 if (beacon0_valid && beacon1_valid) {
1581 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, B43_IRQ_BEACON);
13790728 1582 dev->irq_mask |= B43_IRQ_BEACON;
c97a4ccc
MB		 1583 return;
1584 }
1585
6b4bec01
MB		 1586 if (unlikely(wl->beacon_templates_virgin)) {
1587 /* We never uploaded a beacon before.
1588 * Upload both templates now, but only mark one valid. */
1589 wl->beacon_templates_virgin = 0;
1590 b43_upload_beacon0(dev);
1591 b43_upload_beacon1(dev);
c97a4ccc
MB		 1592 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1593 cmd |= B43_MACCMD_BEACON0_VALID;
1594 b43_write32(dev, B43_MMIO_MACCMD, cmd);
6b4bec01
MB		 1595 } else {
1596 if (!beacon0_valid) {
1597 b43_upload_beacon0(dev);
1598 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1599 cmd |= B43_MACCMD_BEACON0_VALID;
1600 b43_write32(dev, B43_MMIO_MACCMD, cmd);
1601 } else if (!beacon1_valid) {
1602 b43_upload_beacon1(dev);
1603 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1604 cmd |= B43_MACCMD_BEACON1_VALID;
1605 b43_write32(dev, B43_MMIO_MACCMD, cmd);
c97a4ccc 1606 }
c97a4ccc
MB		 1607 }
1608}
1609
36dbd954
MB		 1610static void b43_do_beacon_update_trigger_work(struct b43_wldev *dev)
1611{
1612 u32 old_irq_mask = dev->irq_mask;
1613
1614 /* update beacon right away or defer to irq */
1615 handle_irq_beacon(dev);
1616 if (old_irq_mask != dev->irq_mask) {
1617 /* The handler updated the IRQ mask. */
1618 B43_WARN_ON(!dev->irq_mask);
1619 if (b43_read32(dev, B43_MMIO_GEN_IRQ_MASK)) {
1620 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, dev->irq_mask);
1621 } else {
1622 /* Device interrupts are currently disabled. That means
1623 * we just ran the hardirq handler and scheduled the
1624 * IRQ thread. The thread will write the IRQ mask when
1625 * it finished, so there's nothing to do here. Writing
1626 * the mask _here_ would incorrectly re-enable IRQs. */
1627 }
1628 }
1629}
1630
a82d9922
MB		 1631static void b43_beacon_update_trigger_work(struct work_struct *work)
1632{
1633 struct b43_wl *wl = container_of(work, struct b43_wl,
1634 beacon_update_trigger);
1635 struct b43_wldev *dev;
1636
1637 mutex_lock(&wl->mutex);
1638 dev = wl->current_dev;
1639 if (likely(dev && (b43_status(dev) >= B43_STAT_INITIALIZED))) {
dedb1eb9 1640 if (dev->sdev->bus->bustype == SSB_BUSTYPE_SDIO) {
36dbd954
MB		 1641 /* wl->mutex is enough. */
1642 b43_do_beacon_update_trigger_work(dev);
1643 mmiowb();
1644 } else {
1645 spin_lock_irq(&wl->hardirq_lock);
1646 b43_do_beacon_update_trigger_work(dev);
1647 mmiowb();
1648 spin_unlock_irq(&wl->hardirq_lock);
1649 }
a82d9922
MB		 1650 }
1651 mutex_unlock(&wl->mutex);
1652}
1653
d4df6f1a 1654/* Asynchronously update the packet templates in template RAM.
36dbd954 1655 * Locking: Requires wl->mutex to be locked. */
9d139c81 1656static void b43_update_templates(struct b43_wl *wl)
e4d6b795 1657{
9d139c81
JB		 1658 struct sk_buff *beacon;
1659
e66fee6a
MB		 1660 /* This is the top half of the ansynchronous beacon update.
1661 * The bottom half is the beacon IRQ.
1662 * Beacon update must be asynchronous to avoid sending an
1663 * invalid beacon. This can happen for example, if the firmware
1664 * transmits a beacon while we are updating it. */
e4d6b795 1665
9d139c81
JB		 1666 /* We could modify the existing beacon and set the aid bit in
1667 * the TIM field, but that would probably require resizing and
1668 * moving of data within the beacon template.
1669 * Simply request a new beacon and let mac80211 do the hard work. */
1670 beacon = ieee80211_beacon_get(wl->hw, wl->vif);
1671 if (unlikely(!beacon))
1672 return;
1673
e66fee6a
MB		 1674 if (wl->current_beacon)
1675 dev_kfree_skb_any(wl->current_beacon);
1676 wl->current_beacon = beacon;
1677 wl->beacon0_uploaded = 0;
1678 wl->beacon1_uploaded = 0;
42935eca 1679 ieee80211_queue_work(wl->hw, &wl->beacon_update_trigger);
e4d6b795
MB		 1680}
1681
e4d6b795
MB		 1682static void b43_set_beacon_int(struct b43_wldev *dev, u16 beacon_int)
1683{
1684 b43_time_lock(dev);
dedb1eb9 1685 if (dev->sdev->id.revision >= 3) {
a82d9922
MB		 1686 b43_write32(dev, B43_MMIO_TSF_CFP_REP, (beacon_int << 16));
1687 b43_write32(dev, B43_MMIO_TSF_CFP_START, (beacon_int << 10));
e4d6b795
MB		 1688 } else {
1689 b43_write16(dev, 0x606, (beacon_int >> 6));
1690 b43_write16(dev, 0x610, beacon_int);
1691 }
1692 b43_time_unlock(dev);
a82d9922 1693 b43dbg(dev->wl, "Set beacon interval to %u\n", beacon_int);
e4d6b795
MB		 1694}
1695
afa83e23
MB		 1696static void b43_handle_firmware_panic(struct b43_wldev *dev)
1697{
1698 u16 reason;
1699
1700 /* Read the register that contains the reason code for the panic. */
1701 reason = b43_shm_read16(dev, B43_SHM_SCRATCH, B43_FWPANIC_REASON_REG);
1702 b43err(dev->wl, "Whoopsy, firmware panic! Reason: %u\n", reason);
1703
1704 switch (reason) {
1705 default:
1706 b43dbg(dev->wl, "The panic reason is unknown.\n");
1707 /* fallthrough */
1708 case B43_FWPANIC_DIE:
1709 /* Do not restart the controller or firmware.
1710 * The device is nonfunctional from now on.
1711 * Restarting would result in this panic to trigger again,
1712 * so we avoid that recursion. */
1713 break;
1714 case B43_FWPANIC_RESTART:
1715 b43_controller_restart(dev, "Microcode panic");
1716 break;
1717 }
1718}
1719
e4d6b795
MB		 1720static void handle_irq_ucode_debug(struct b43_wldev *dev)
1721{
e48b0eeb 1722 unsigned int i, cnt;
53c06856 1723 u16 reason, marker_id, marker_line;
e48b0eeb
MB		 1724 __le16 *buf;
1725
1726 /* The proprietary firmware doesn't have this IRQ. */
1727 if (!dev->fw.opensource)
1728 return;
1729
afa83e23
MB		 1730 /* Read the register that contains the reason code for this IRQ. */
1731 reason = b43_shm_read16(dev, B43_SHM_SCRATCH, B43_DEBUGIRQ_REASON_REG);
1732
e48b0eeb
MB		 1733 switch (reason) {
1734 case B43_DEBUGIRQ_PANIC:
afa83e23 1735 b43_handle_firmware_panic(dev);
e48b0eeb
MB		 1736 break;
1737 case B43_DEBUGIRQ_DUMP_SHM:
1738 if (!B43_DEBUG)
1739 break; /* Only with driver debugging enabled. */
1740 buf = kmalloc(4096, GFP_ATOMIC);
1741 if (!buf) {
1742 b43dbg(dev->wl, "SHM-dump: Failed to allocate memory\n");
1743 goto out;
1744 }
1745 for (i = 0; i < 4096; i += 2) {
1746 u16 tmp = b43_shm_read16(dev, B43_SHM_SHARED, i);
1747 buf[i / 2] = cpu_to_le16(tmp);
1748 }
1749 b43info(dev->wl, "Shared memory dump:\n");
1750 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_OFFSET,
1751 16, 2, buf, 4096, 1);
1752 kfree(buf);
1753 break;
1754 case B43_DEBUGIRQ_DUMP_REGS:
1755 if (!B43_DEBUG)
1756 break; /* Only with driver debugging enabled. */
1757 b43info(dev->wl, "Microcode register dump:\n");
1758 for (i = 0, cnt = 0; i < 64; i++) {
1759 u16 tmp = b43_shm_read16(dev, B43_SHM_SCRATCH, i);
1760 if (cnt == 0)
1761 printk(KERN_INFO);
1762 printk("r%02u: 0x%04X ", i, tmp);
1763 cnt++;
1764 if (cnt == 6) {
1765 printk("\n");
1766 cnt = 0;
1767 }
1768 }
1769 printk("\n");
1770 break;
53c06856
MB		 1771 case B43_DEBUGIRQ_MARKER:
1772 if (!B43_DEBUG)
1773 break; /* Only with driver debugging enabled. */
1774 marker_id = b43_shm_read16(dev, B43_SHM_SCRATCH,
1775 B43_MARKER_ID_REG);
1776 marker_line = b43_shm_read16(dev, B43_SHM_SCRATCH,
1777 B43_MARKER_LINE_REG);
1778 b43info(dev->wl, "The firmware just executed the MARKER(%u) "
1779 "at line number %u\n",
1780 marker_id, marker_line);
1781 break;
e48b0eeb
MB		 1782 default:
1783 b43dbg(dev->wl, "Debug-IRQ triggered for unknown reason: %u\n",
1784 reason);
1785 }
1786out:
afa83e23
MB		 1787 /* Acknowledge the debug-IRQ, so the firmware can continue. */
1788 b43_shm_write16(dev, B43_SHM_SCRATCH,
1789 B43_DEBUGIRQ_REASON_REG, B43_DEBUGIRQ_ACK);
e4d6b795
MB		 1790}
1791
36dbd954 1792static void b43_do_interrupt_thread(struct b43_wldev *dev)
e4d6b795
MB		 1793{
1794 u32 reason;
1795 u32 dma_reason[ARRAY_SIZE(dev->dma_reason)];
1796 u32 merged_dma_reason = 0;
21954c36 1797 int i;
e4d6b795 1798
36dbd954
MB		 1799 if (unlikely(b43_status(dev) != B43_STAT_STARTED))
1800 return;
e4d6b795
MB		 1801
1802 reason = dev->irq_reason;
1803 for (i = 0; i < ARRAY_SIZE(dma_reason); i++) {
1804 dma_reason[i] = dev->dma_reason[i];
1805 merged_dma_reason |= dma_reason[i];
1806 }
1807
1808 if (unlikely(reason & B43_IRQ_MAC_TXERR))
1809 b43err(dev->wl, "MAC transmission error\n");
1810
00e0b8cb 1811 if (unlikely(reason & B43_IRQ_PHY_TXERR)) {
e4d6b795 1812 b43err(dev->wl, "PHY transmission error\n");
00e0b8cb
SB		 1813 rmb();
1814 if (unlikely(atomic_dec_and_test(&dev->phy.txerr_cnt))) {
1815 atomic_set(&dev->phy.txerr_cnt,
1816 B43_PHY_TX_BADNESS_LIMIT);
1817 b43err(dev->wl, "Too many PHY TX errors, "
1818 "restarting the controller\n");
1819 b43_controller_restart(dev, "PHY TX errors");
1820 }
1821 }
e4d6b795
MB		 1822
1823 if (unlikely(merged_dma_reason & (B43_DMAIRQ_FATALMASK |
1824 B43_DMAIRQ_NONFATALMASK))) {
1825 if (merged_dma_reason & B43_DMAIRQ_FATALMASK) {
1826 b43err(dev->wl, "Fatal DMA error: "
1827 "0x%08X, 0x%08X, 0x%08X, "
1828 "0x%08X, 0x%08X, 0x%08X\n",
1829 dma_reason[0], dma_reason[1],
1830 dma_reason[2], dma_reason[3],
1831 dma_reason[4], dma_reason[5]);
214ac9a4 1832 b43err(dev->wl, "This device does not support DMA "
bb64d95e 1833 "on your system. It will now be switched to PIO.\n");
9e3bd919
LT		 1834 /* Fall back to PIO transfers if we get fatal DMA errors! */
1835 dev->use_pio = 1;
1836 b43_controller_restart(dev, "DMA error");
e4d6b795
MB		 1837 return;
1838 }
1839 if (merged_dma_reason & B43_DMAIRQ_NONFATALMASK) {
1840 b43err(dev->wl, "DMA error: "
1841 "0x%08X, 0x%08X, 0x%08X, "
1842 "0x%08X, 0x%08X, 0x%08X\n",
1843 dma_reason[0], dma_reason[1],
1844 dma_reason[2], dma_reason[3],
1845 dma_reason[4], dma_reason[5]);
1846 }
1847 }
1848
1849 if (unlikely(reason & B43_IRQ_UCODE_DEBUG))
1850 handle_irq_ucode_debug(dev);
1851 if (reason & B43_IRQ_TBTT_INDI)
1852 handle_irq_tbtt_indication(dev);
1853 if (reason & B43_IRQ_ATIM_END)
1854 handle_irq_atim_end(dev);
1855 if (reason & B43_IRQ_BEACON)
1856 handle_irq_beacon(dev);
1857 if (reason & B43_IRQ_PMQ)
1858 handle_irq_pmq(dev);
21954c36
MB		 1859 if (reason & B43_IRQ_TXFIFO_FLUSH_OK)
1860 ;/* TODO */
1861 if (reason & B43_IRQ_NOISESAMPLE_OK)
e4d6b795
MB		 1862 handle_irq_noise(dev);
1863
1864 /* Check the DMA reason registers for received data. */
5100d5ac
MB		 1865 if (dma_reason[0] & B43_DMAIRQ_RX_DONE) {
1866 if (b43_using_pio_transfers(dev))
1867 b43_pio_rx(dev->pio.rx_queue);
1868 else
1869 b43_dma_rx(dev->dma.rx_ring);
1870 }
e4d6b795
MB		 1871 B43_WARN_ON(dma_reason[1] & B43_DMAIRQ_RX_DONE);
1872 B43_WARN_ON(dma_reason[2] & B43_DMAIRQ_RX_DONE);
b27faf8e 1873 B43_WARN_ON(dma_reason[3] & B43_DMAIRQ_RX_DONE);
e4d6b795
MB		 1874 B43_WARN_ON(dma_reason[4] & B43_DMAIRQ_RX_DONE);
1875 B43_WARN_ON(dma_reason[5] & B43_DMAIRQ_RX_DONE);
1876
21954c36 1877 if (reason & B43_IRQ_TX_OK)
e4d6b795 1878 handle_irq_transmit_status(dev);
e4d6b795 1879
36dbd954 1880 /* Re-enable interrupts on the device by restoring the current interrupt mask. */
13790728 1881 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, dev->irq_mask);
990b86f4
MB		 1882
1883#if B43_DEBUG
1884 if (b43_debug(dev, B43_DBG_VERBOSESTATS)) {
1885 dev->irq_count++;
1886 for (i = 0; i < ARRAY_SIZE(dev->irq_bit_count); i++) {
1887 if (reason & (1 << i))
1888 dev->irq_bit_count[i]++;
1889 }
1890 }
1891#endif
e4d6b795
MB		 1892}
1893
36dbd954
MB		 1894/* Interrupt thread handler. Handles device interrupts in thread context. */
1895static irqreturn_t b43_interrupt_thread_handler(int irq, void *dev_id)
e4d6b795 1896{
36dbd954 1897 struct b43_wldev *dev = dev_id;
e4d6b795 1898
36dbd954
MB		 1899 mutex_lock(&dev->wl->mutex);
1900 b43_do_interrupt_thread(dev);
1901 mmiowb();
1902 mutex_unlock(&dev->wl->mutex);
1903
1904 return IRQ_HANDLED;
e4d6b795
MB		 1905}
1906
36dbd954 1907static irqreturn_t b43_do_interrupt(struct b43_wldev *dev)
e4d6b795 1908{
e4d6b795
MB		 1909 u32 reason;
1910
36dbd954
MB		 1911 /* This code runs under wl->hardirq_lock, but _only_ on non-SDIO busses.
1912 * On SDIO, this runs under wl->mutex. */
e4d6b795 1913
e4d6b795
MB		 1914 reason = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
1915 if (reason == 0xffffffff) /* shared IRQ */
36dbd954 1916 return IRQ_NONE;
13790728 1917 reason &= dev->irq_mask;
e4d6b795 1918 if (!reason)
36dbd954 1919 return IRQ_HANDLED;
e4d6b795
MB		 1920
1921 dev->dma_reason[0] = b43_read32(dev, B43_MMIO_DMA0_REASON)
1922 & 0x0001DC00;
1923 dev->dma_reason[1] = b43_read32(dev, B43_MMIO_DMA1_REASON)
1924 & 0x0000DC00;
1925 dev->dma_reason[2] = b43_read32(dev, B43_MMIO_DMA2_REASON)
1926 & 0x0000DC00;
1927 dev->dma_reason[3] = b43_read32(dev, B43_MMIO_DMA3_REASON)
1928 & 0x0001DC00;
1929 dev->dma_reason[4] = b43_read32(dev, B43_MMIO_DMA4_REASON)
1930 & 0x0000DC00;
13790728 1931/* Unused ring
e4d6b795
MB		 1932 dev->dma_reason[5] = b43_read32(dev, B43_MMIO_DMA5_REASON)
1933 & 0x0000DC00;
13790728 1934*/
e4d6b795 1935
36dbd954
MB		 1936 /* ACK the interrupt. */
1937 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, reason);
1938 b43_write32(dev, B43_MMIO_DMA0_REASON, dev->dma_reason[0]);
1939 b43_write32(dev, B43_MMIO_DMA1_REASON, dev->dma_reason[1]);
1940 b43_write32(dev, B43_MMIO_DMA2_REASON, dev->dma_reason[2]);
1941 b43_write32(dev, B43_MMIO_DMA3_REASON, dev->dma_reason[3]);
1942 b43_write32(dev, B43_MMIO_DMA4_REASON, dev->dma_reason[4]);
1943/* Unused ring
1944 b43_write32(dev, B43_MMIO_DMA5_REASON, dev->dma_reason[5]);
1945*/
1946
1947 /* Disable IRQs on the device. The IRQ thread handler will re-enable them. */
13790728 1948 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, 0);
36dbd954 1949 /* Save the reason bitmasks for the IRQ thread handler. */
e4d6b795 1950 dev->irq_reason = reason;
36dbd954
MB		 1951
1952 return IRQ_WAKE_THREAD;
1953}
1954
1955/* Interrupt handler top-half. This runs with interrupts disabled. */
1956static irqreturn_t b43_interrupt_handler(int irq, void *dev_id)
1957{
1958 struct b43_wldev *dev = dev_id;
1959 irqreturn_t ret;
1960
1961 if (unlikely(b43_status(dev) < B43_STAT_STARTED))
1962 return IRQ_NONE;
1963
1964 spin_lock(&dev->wl->hardirq_lock);
1965 ret = b43_do_interrupt(dev);
e4d6b795 1966 mmiowb();
36dbd954 1967 spin_unlock(&dev->wl->hardirq_lock);
e4d6b795
MB		 1968
1969 return ret;
1970}
1971
3dbba8e2
AH		 1972/* SDIO interrupt handler. This runs in process context. */
1973static void b43_sdio_interrupt_handler(struct b43_wldev *dev)
1974{
1975 struct b43_wl *wl = dev->wl;
3dbba8e2
AH		 1976 irqreturn_t ret;
1977
3dbba8e2 1978 mutex_lock(&wl->mutex);
3dbba8e2
AH		 1979
1980 ret = b43_do_interrupt(dev);
1981 if (ret == IRQ_WAKE_THREAD)
1982 b43_do_interrupt_thread(dev);
1983
3dbba8e2
AH		 1984 mutex_unlock(&wl->mutex);
1985}
1986
1a9f5093 1987void b43_do_release_fw(struct b43_firmware_file *fw)
61cb5dd6
MB		 1988{
1989 release_firmware(fw->data);
1990 fw->data = NULL;
1991 fw->filename = NULL;
1992}
1993
e4d6b795
MB		 1994static void b43_release_firmware(struct b43_wldev *dev)
1995{
1a9f5093
MB		 1996 b43_do_release_fw(&dev->fw.ucode);
1997 b43_do_release_fw(&dev->fw.pcm);
1998 b43_do_release_fw(&dev->fw.initvals);
1999 b43_do_release_fw(&dev->fw.initvals_band);
e4d6b795
MB		 2000}
2001
eb189d8b 2002static void b43_print_fw_helptext(struct b43_wl *wl, bool error)
e4d6b795 2003{
fc68ed4f
HE		 2004 const char text[] =
2005 "You must go to " \
2006 "http://wireless.kernel.org/en/users/Drivers/b43#devicefirmware " \
2007 "and download the correct firmware for this driver version. " \
2008 "Please carefully read all instructions on this website.\n";
eb189d8b 2009
eb189d8b
MB		 2010 if (error)
2011 b43err(wl, text);
2012 else
2013 b43warn(wl, text);
e4d6b795
MB		 2014}
2015
1a9f5093
MB		 2016int b43_do_request_fw(struct b43_request_fw_context *ctx,
2017 const char *name,
2018 struct b43_firmware_file *fw)
e4d6b795 2019{
61cb5dd6 2020 const struct firmware *blob;
e4d6b795
MB		 2021 struct b43_fw_header *hdr;
2022 u32 size;
2023 int err;
2024
61cb5dd6
MB		 2025 if (!name) {
2026 /* Don't fetch anything. Free possibly cached firmware. */
1a9f5093
MB		 2027 /* FIXME: We should probably keep it anyway, to save some headache
2028 * on suspend/resume with multiband devices. */
2029 b43_do_release_fw(fw);
e4d6b795 2030 return 0;
61cb5dd6
MB		 2031 }
2032 if (fw->filename) {
1a9f5093
MB		 2033 if ((fw->type == ctx->req_type) &&
2034 (strcmp(fw->filename, name) == 0))
61cb5dd6
MB		 2035 return 0; /* Already have this fw. */
2036 /* Free the cached firmware first. */
1a9f5093
MB		 2037 /* FIXME: We should probably do this later after we successfully
2038 * got the new fw. This could reduce headache with multiband devices.
2039 * We could also redesign this to cache the firmware for all possible
2040 * bands all the time. */
2041 b43_do_release_fw(fw);
61cb5dd6 2042 }
e4d6b795 2043
1a9f5093
MB		 2044 switch (ctx->req_type) {
2045 case B43_FWTYPE_PROPRIETARY:
2046 snprintf(ctx->fwname, sizeof(ctx->fwname),
2047 "b43%s/%s.fw",
2048 modparam_fwpostfix, name);
2049 break;
2050 case B43_FWTYPE_OPENSOURCE:
2051 snprintf(ctx->fwname, sizeof(ctx->fwname),
2052 "b43-open%s/%s.fw",
2053 modparam_fwpostfix, name);
2054 break;
2055 default:
2056 B43_WARN_ON(1);
2057 return -ENOSYS;
2058 }
dedb1eb9 2059 err = request_firmware(&blob, ctx->fwname, ctx->dev->sdev->dev);
68217832 2060 if (err == -ENOENT) {
1a9f5093
MB		 2061 snprintf(ctx->errors[ctx->req_type],
2062 sizeof(ctx->errors[ctx->req_type]),
2063 "Firmware file \"%s\" not found\n", ctx->fwname);
68217832
MB		 2064 return err;
2065 } else if (err) {
1a9f5093
MB		 2066 snprintf(ctx->errors[ctx->req_type],
2067 sizeof(ctx->errors[ctx->req_type]),
2068 "Firmware file \"%s\" request failed (err=%d)\n",
2069 ctx->fwname, err);
e4d6b795
MB		 2070 return err;
2071 }
61cb5dd6 2072 if (blob->size < sizeof(struct b43_fw_header))
e4d6b795 2073 goto err_format;
61cb5dd6 2074 hdr = (struct b43_fw_header *)(blob->data);
e4d6b795
MB		 2075 switch (hdr->type) {
2076 case B43_FW_TYPE_UCODE:
2077 case B43_FW_TYPE_PCM:
2078 size = be32_to_cpu(hdr->size);
61cb5dd6 2079 if (size != blob->size - sizeof(struct b43_fw_header))
e4d6b795
MB		 2080 goto err_format;
2081 /* fallthrough */
2082 case B43_FW_TYPE_IV:
2083 if (hdr->ver != 1)
2084 goto err_format;
2085 break;
2086 default:
2087 goto err_format;
2088 }
2089
61cb5dd6
MB		 2090 fw->data = blob;
2091 fw->filename = name;
1a9f5093 2092 fw->type = ctx->req_type;
61cb5dd6
MB		 2093
2094 return 0;
e4d6b795
MB		 2095
2096err_format:
1a9f5093
MB		 2097 snprintf(ctx->errors[ctx->req_type],
2098 sizeof(ctx->errors[ctx->req_type]),
2099 "Firmware file \"%s\" format error.\n", ctx->fwname);
61cb5dd6
MB		 2100 release_firmware(blob);
2101
e4d6b795
MB		 2102 return -EPROTO;
2103}
2104
1a9f5093 2105static int b43_try_request_fw(struct b43_request_fw_context *ctx)
e4d6b795 2106{
1a9f5093
MB		 2107 struct b43_wldev *dev = ctx->dev;
2108 struct b43_firmware *fw = &ctx->dev->fw;
dedb1eb9 2109 const u8 rev = ctx->dev->sdev->id.revision;
e4d6b795
MB		 2110 const char *filename;
2111 u32 tmshigh;
2112 int err;
2113
61cb5dd6 2114 /* Get microcode */
dedb1eb9 2115 tmshigh = ssb_read32(dev->sdev, SSB_TMSHIGH);
61cb5dd6
MB		 2116 if ((rev >= 5) && (rev <= 10))
2117 filename = "ucode5";
2118 else if ((rev >= 11) && (rev <= 12))
2119 filename = "ucode11";
759b973b 2120 else if (rev == 13)
61cb5dd6 2121 filename = "ucode13";
759b973b
GS		 2122 else if (rev == 14)
2123 filename = "ucode14";
e41596a1 2124 else if (rev == 15)
759b973b 2125 filename = "ucode15";
e41596a1
RM		 2126 else if ((rev >= 16) && (rev <= 20))
2127 filename = "ucode16_mimo";
61cb5dd6
MB		 2128 else
2129 goto err_no_ucode;
1a9f5093 2130 err = b43_do_request_fw(ctx, filename, &fw->ucode);
61cb5dd6
MB		 2131 if (err)
2132 goto err_load;
2133
2134 /* Get PCM code */
2135 if ((rev >= 5) && (rev <= 10))
2136 filename = "pcm5";
2137 else if (rev >= 11)
2138 filename = NULL;
2139 else
2140 goto err_no_pcm;
68217832 2141 fw->pcm_request_failed = 0;
1a9f5093 2142 err = b43_do_request_fw(ctx, filename, &fw->pcm);
68217832
MB		 2143 if (err == -ENOENT) {
2144 /* We did not find a PCM file? Not fatal, but
2145 * core rev <= 10 must do without hwcrypto then. */
2146 fw->pcm_request_failed = 1;
2147 } else if (err)
61cb5dd6
MB		 2148 goto err_load;
2149
2150 /* Get initvals */
2151 switch (dev->phy.type) {
2152 case B43_PHYTYPE_A:
2153 if ((rev >= 5) && (rev <= 10)) {
2154 if (tmshigh & B43_TMSHIGH_HAVE_2GHZ_PHY)
2155 filename = "a0g1initvals5";
2156 else
2157 filename = "a0g0initvals5";
2158 } else
2159 goto err_no_initvals;
2160 break;
2161 case B43_PHYTYPE_G:
e4d6b795 2162 if ((rev >= 5) && (rev <= 10))
61cb5dd6 2163 filename = "b0g0initvals5";
e4d6b795 2164 else if (rev >= 13)
e9304882 2165 filename = "b0g0initvals13";
e4d6b795 2166 else
61cb5dd6
MB		 2167 goto err_no_initvals;
2168 break;
2169 case B43_PHYTYPE_N:
e41596a1
RM		 2170 if (rev >= 16)
2171 filename = "n0initvals16";
2172 else if ((rev >= 11) && (rev <= 12))
61cb5dd6
MB		 2173 filename = "n0initvals11";
2174 else
2175 goto err_no_initvals;
2176 break;
759b973b
GS		 2177 case B43_PHYTYPE_LP:
2178 if (rev == 13)
2179 filename = "lp0initvals13";
2180 else if (rev == 14)
2181 filename = "lp0initvals14";
2182 else if (rev >= 15)
2183 filename = "lp0initvals15";
2184 else
2185 goto err_no_initvals;
2186 break;
61cb5dd6
MB		 2187 default:
2188 goto err_no_initvals;
e4d6b795 2189 }
1a9f5093 2190 err = b43_do_request_fw(ctx, filename, &fw->initvals);
61cb5dd6
MB		 2191 if (err)
2192 goto err_load;
2193
2194 /* Get bandswitch initvals */
2195 switch (dev->phy.type) {
2196 case B43_PHYTYPE_A:
2197 if ((rev >= 5) && (rev <= 10)) {
2198 if (tmshigh & B43_TMSHIGH_HAVE_2GHZ_PHY)
2199 filename = "a0g1bsinitvals5";
2200 else
2201 filename = "a0g0bsinitvals5";
2202 } else if (rev >= 11)
2203 filename = NULL;
2204 else
2205 goto err_no_initvals;
2206 break;
2207 case B43_PHYTYPE_G:
e4d6b795 2208 if ((rev >= 5) && (rev <= 10))
61cb5dd6 2209 filename = "b0g0bsinitvals5";
e4d6b795
MB		 2210 else if (rev >= 11)
2211 filename = NULL;
2212 else
e4d6b795 2213 goto err_no_initvals;
61cb5dd6
MB		 2214 break;
2215 case B43_PHYTYPE_N:
e41596a1
RM		 2216 if (rev >= 16)
2217 filename = "n0bsinitvals16";
2218 else if ((rev >= 11) && (rev <= 12))
61cb5dd6
MB		 2219 filename = "n0bsinitvals11";
2220 else
e4d6b795 2221 goto err_no_initvals;
61cb5dd6 2222 break;
759b973b
GS		 2223 case B43_PHYTYPE_LP:
2224 if (rev == 13)
2225 filename = "lp0bsinitvals13";
2226 else if (rev == 14)
2227 filename = "lp0bsinitvals14";
2228 else if (rev >= 15)
2229 filename = "lp0bsinitvals15";
2230 else
2231 goto err_no_initvals;
2232 break;
61cb5dd6
MB		 2233 default:
2234 goto err_no_initvals;
e4d6b795 2235 }
1a9f5093 2236 err = b43_do_request_fw(ctx, filename, &fw->initvals_band);
61cb5dd6
MB		 2237 if (err)
2238 goto err_load;
e4d6b795
MB		 2239
2240 return 0;
2241
e4d6b795 2242err_no_ucode:
1a9f5093
MB		 2243 err = ctx->fatal_failure = -EOPNOTSUPP;
2244 b43err(dev->wl, "The driver does not know which firmware (ucode) "
2245 "is required for your device (wl-core rev %u)\n", rev);
e4d6b795
MB		 2246 goto error;
2247
2248err_no_pcm:
1a9f5093
MB		 2249 err = ctx->fatal_failure = -EOPNOTSUPP;
2250 b43err(dev->wl, "The driver does not know which firmware (PCM) "
2251 "is required for your device (wl-core rev %u)\n", rev);
e4d6b795
MB		 2252 goto error;
2253
2254err_no_initvals:
1a9f5093
MB		 2255 err = ctx->fatal_failure = -EOPNOTSUPP;
2256 b43err(dev->wl, "The driver does not know which firmware (initvals) "
2257 "is required for your device (wl-core rev %u)\n", rev);
2258 goto error;
2259
2260err_load:
2261 /* We failed to load this firmware image. The error message
2262 * already is in ctx->errors. Return and let our caller decide
2263 * what to do. */
e4d6b795
MB		 2264 goto error;
2265
2266error:
2267 b43_release_firmware(dev);
2268 return err;
2269}
2270
1a9f5093
MB		 2271static int b43_request_firmware(struct b43_wldev *dev)
2272{
2273 struct b43_request_fw_context *ctx;
2274 unsigned int i;
2275 int err;
2276 const char *errmsg;
2277
2278 ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
2279 if (!ctx)
2280 return -ENOMEM;
2281 ctx->dev = dev;
2282
2283 ctx->req_type = B43_FWTYPE_PROPRIETARY;
2284 err = b43_try_request_fw(ctx);
2285 if (!err)
2286 goto out; /* Successfully loaded it. */
2287 err = ctx->fatal_failure;
2288 if (err)
2289 goto out;
2290
2291 ctx->req_type = B43_FWTYPE_OPENSOURCE;
2292 err = b43_try_request_fw(ctx);
2293 if (!err)
2294 goto out; /* Successfully loaded it. */
2295 err = ctx->fatal_failure;
2296 if (err)
2297 goto out;
2298
2299 /* Could not find a usable firmware. Print the errors. */
2300 for (i = 0; i < B43_NR_FWTYPES; i++) {
2301 errmsg = ctx->errors[i];
2302 if (strlen(errmsg))
2303 b43err(dev->wl, errmsg);
2304 }
2305 b43_print_fw_helptext(dev->wl, 1);
2306 err = -ENOENT;
2307
2308out:
2309 kfree(ctx);
2310 return err;
2311}
2312
e4d6b795
MB		 2313static int b43_upload_microcode(struct b43_wldev *dev)
2314{
652caa5b 2315 struct wiphy *wiphy = dev->wl->hw->wiphy;
e4d6b795
MB		 2316 const size_t hdr_len = sizeof(struct b43_fw_header);
2317 const __be32 *data;
2318 unsigned int i, len;
2319 u16 fwrev, fwpatch, fwdate, fwtime;
1f7d87b0 2320 u32 tmp, macctl;
e4d6b795
MB		 2321 int err = 0;
2322
1f7d87b0
MB		 2323 /* Jump the microcode PSM to offset 0 */
2324 macctl = b43_read32(dev, B43_MMIO_MACCTL);
2325 B43_WARN_ON(macctl & B43_MACCTL_PSM_RUN);
2326 macctl |= B43_MACCTL_PSM_JMP0;
2327 b43_write32(dev, B43_MMIO_MACCTL, macctl);
2328 /* Zero out all microcode PSM registers and shared memory. */
2329 for (i = 0; i < 64; i++)
2330 b43_shm_write16(dev, B43_SHM_SCRATCH, i, 0);
2331 for (i = 0; i < 4096; i += 2)
2332 b43_shm_write16(dev, B43_SHM_SHARED, i, 0);
2333
e4d6b795 2334 /* Upload Microcode. */
61cb5dd6
MB		 2335 data = (__be32 *) (dev->fw.ucode.data->data + hdr_len);
2336 len = (dev->fw.ucode.data->size - hdr_len) / sizeof(__be32);
e4d6b795
MB		 2337 b43_shm_control_word(dev, B43_SHM_UCODE | B43_SHM_AUTOINC_W, 0x0000);
2338 for (i = 0; i < len; i++) {
2339 b43_write32(dev, B43_MMIO_SHM_DATA, be32_to_cpu(data[i]));
2340 udelay(10);
2341 }
2342
61cb5dd6 2343 if (dev->fw.pcm.data) {
e4d6b795 2344 /* Upload PCM data. */
61cb5dd6
MB		 2345 data = (__be32 *) (dev->fw.pcm.data->data + hdr_len);
2346 len = (dev->fw.pcm.data->size - hdr_len) / sizeof(__be32);
e4d6b795
MB		 2347 b43_shm_control_word(dev, B43_SHM_HW, 0x01EA);
2348 b43_write32(dev, B43_MMIO_SHM_DATA, 0x00004000);
2349 /* No need for autoinc bit in SHM_HW */
2350 b43_shm_control_word(dev, B43_SHM_HW, 0x01EB);
2351 for (i = 0; i < len; i++) {
2352 b43_write32(dev, B43_MMIO_SHM_DATA, be32_to_cpu(data[i]));
2353 udelay(10);
2354 }
2355 }
2356
2357 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, B43_IRQ_ALL);
1f7d87b0
MB		 2358
2359 /* Start the microcode PSM */
2360 macctl = b43_read32(dev, B43_MMIO_MACCTL);
2361 macctl &= ~B43_MACCTL_PSM_JMP0;
2362 macctl |= B43_MACCTL_PSM_RUN;
2363 b43_write32(dev, B43_MMIO_MACCTL, macctl);
e4d6b795
MB		 2364
2365 /* Wait for the microcode to load and respond */
2366 i = 0;
2367 while (1) {
2368 tmp = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2369 if (tmp == B43_IRQ_MAC_SUSPENDED)
2370 break;
2371 i++;
1f7d87b0 2372 if (i >= 20) {
e4d6b795 2373 b43err(dev->wl, "Microcode not responding\n");
eb189d8b 2374 b43_print_fw_helptext(dev->wl, 1);
e4d6b795 2375 err = -ENODEV;
1f7d87b0
MB		 2376 goto error;
2377 }
e175e996 2378 msleep(50);
e4d6b795
MB		 2379 }
2380 b43_read32(dev, B43_MMIO_GEN_IRQ_REASON); /* dummy read */
2381
2382 /* Get and check the revisions. */
2383 fwrev = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODEREV);
2384 fwpatch = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODEPATCH);
2385 fwdate = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODEDATE);
2386 fwtime = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODETIME);
2387
2388 if (fwrev <= 0x128) {
2389 b43err(dev->wl, "YOUR FIRMWARE IS TOO OLD. Firmware from "
2390 "binary drivers older than version 4.x is unsupported. "
2391 "You must upgrade your firmware files.\n");
eb189d8b 2392 b43_print_fw_helptext(dev->wl, 1);
e4d6b795 2393 err = -EOPNOTSUPP;
1f7d87b0 2394 goto error;
e4d6b795 2395 }
e4d6b795
MB		 2396 dev->fw.rev = fwrev;
2397 dev->fw.patch = fwpatch;
e48b0eeb
MB		 2398 dev->fw.opensource = (fwdate == 0xFFFF);
2399
403a3a13
MB		 2400 /* Default to use-all-queues. */
2401 dev->wl->hw->queues = dev->wl->mac80211_initially_registered_queues;
2402 dev->qos_enabled = !!modparam_qos;
2403 /* Default to firmware/hardware crypto acceleration. */
2404 dev->hwcrypto_enabled = 1;
2405
e48b0eeb 2406 if (dev->fw.opensource) {
403a3a13
MB		 2407 u16 fwcapa;
2408
e48b0eeb
MB		 2409 /* Patchlevel info is encoded in the "time" field. */
2410 dev->fw.patch = fwtime;
403a3a13
MB		 2411 b43info(dev->wl, "Loading OpenSource firmware version %u.%u\n",
2412 dev->fw.rev, dev->fw.patch);
2413
2414 fwcapa = b43_fwcapa_read(dev);
2415 if (!(fwcapa & B43_FWCAPA_HWCRYPTO) || dev->fw.pcm_request_failed) {
2416 b43info(dev->wl, "Hardware crypto acceleration not supported by firmware\n");
2417 /* Disable hardware crypto and fall back to software crypto. */
2418 dev->hwcrypto_enabled = 0;
2419 }
2420 if (!(fwcapa & B43_FWCAPA_QOS)) {
2421 b43info(dev->wl, "QoS not supported by firmware\n");
2422 /* Disable QoS. Tweak hw->queues to 1. It will be restored before
2423 * ieee80211_unregister to make sure the networking core can
2424 * properly free possible resources. */
2425 dev->wl->hw->queues = 1;
2426 dev->qos_enabled = 0;
2427 }
e48b0eeb
MB		 2428 } else {
2429 b43info(dev->wl, "Loading firmware version %u.%u "
2430 "(20%.2i-%.2i-%.2i %.2i:%.2i:%.2i)\n",
2431 fwrev, fwpatch,
2432 (fwdate >> 12) & 0xF, (fwdate >> 8) & 0xF, fwdate & 0xFF,
2433 (fwtime >> 11) & 0x1F, (fwtime >> 5) & 0x3F, fwtime & 0x1F);
68217832
MB		 2434 if (dev->fw.pcm_request_failed) {
2435 b43warn(dev->wl, "No \"pcm5.fw\" firmware file found. "
2436 "Hardware accelerated cryptography is disabled.\n");
2437 b43_print_fw_helptext(dev->wl, 0);
2438 }
e48b0eeb 2439 }
e4d6b795 2440
652caa5b
JL		 2441 snprintf(wiphy->fw_version, sizeof(wiphy->fw_version), "%u.%u",
2442 dev->fw.rev, dev->fw.patch);
dedb1eb9 2443 wiphy->hw_version = dev->sdev->id.coreid;
652caa5b 2444
eb189d8b 2445 if (b43_is_old_txhdr_format(dev)) {
c557289c
MB		 2446 /* We're over the deadline, but we keep support for old fw
2447 * until it turns out to be in major conflict with something new. */
eb189d8b 2448 b43warn(dev->wl, "You are using an old firmware image. "
c557289c
MB		 2449 "Support for old firmware will be removed soon "
2450 "(official deadline was July 2008).\n");
eb189d8b
MB		 2451 b43_print_fw_helptext(dev->wl, 0);
2452 }
2453
1f7d87b0
MB		 2454 return 0;
2455
2456error:
2457 macctl = b43_read32(dev, B43_MMIO_MACCTL);
2458 macctl &= ~B43_MACCTL_PSM_RUN;
2459 macctl |= B43_MACCTL_PSM_JMP0;
2460 b43_write32(dev, B43_MMIO_MACCTL, macctl);
2461
e4d6b795
MB		 2462 return err;
2463}
2464
2465static int b43_write_initvals(struct b43_wldev *dev,
2466 const struct b43_iv *ivals,
2467 size_t count,
2468 size_t array_size)
2469{
2470 const struct b43_iv *iv;
2471 u16 offset;
2472 size_t i;
2473 bool bit32;
2474
2475 BUILD_BUG_ON(sizeof(struct b43_iv) != 6);
2476 iv = ivals;
2477 for (i = 0; i < count; i++) {
2478 if (array_size < sizeof(iv->offset_size))
2479 goto err_format;
2480 array_size -= sizeof(iv->offset_size);
2481 offset = be16_to_cpu(iv->offset_size);
2482 bit32 = !!(offset & B43_IV_32BIT);
2483 offset &= B43_IV_OFFSET_MASK;
2484 if (offset >= 0x1000)
2485 goto err_format;
2486 if (bit32) {
2487 u32 value;
2488
2489 if (array_size < sizeof(iv->data.d32))
2490 goto err_format;
2491 array_size -= sizeof(iv->data.d32);
2492
533dd1b0 2493 value = get_unaligned_be32(&iv->data.d32);
e4d6b795
MB		 2494 b43_write32(dev, offset, value);
2495
2496 iv = (const struct b43_iv *)((const uint8_t *)iv +
2497 sizeof(__be16) +
2498 sizeof(__be32));
2499 } else {
2500 u16 value;
2501
2502 if (array_size < sizeof(iv->data.d16))
2503 goto err_format;
2504 array_size -= sizeof(iv->data.d16);
2505
2506 value = be16_to_cpu(iv->data.d16);
2507 b43_write16(dev, offset, value);
2508
2509 iv = (const struct b43_iv *)((const uint8_t *)iv +
2510 sizeof(__be16) +
2511 sizeof(__be16));
2512 }
2513 }
2514 if (array_size)
2515 goto err_format;
2516
2517 return 0;
2518
2519err_format:
2520 b43err(dev->wl, "Initial Values Firmware file-format error.\n");
eb189d8b 2521 b43_print_fw_helptext(dev->wl, 1);
e4d6b795
MB		 2522
2523 return -EPROTO;
2524}
2525
2526static int b43_upload_initvals(struct b43_wldev *dev)
2527{
2528 const size_t hdr_len = sizeof(struct b43_fw_header);
2529 const struct b43_fw_header *hdr;
2530 struct b43_firmware *fw = &dev->fw;
2531 const struct b43_iv *ivals;
2532 size_t count;
2533 int err;
2534
61cb5dd6
MB		 2535 hdr = (const struct b43_fw_header *)(fw->initvals.data->data);
2536 ivals = (const struct b43_iv *)(fw->initvals.data->data + hdr_len);
e4d6b795
MB		 2537 count = be32_to_cpu(hdr->size);
2538 err = b43_write_initvals(dev, ivals, count,
61cb5dd6 2539 fw->initvals.data->size - hdr_len);
e4d6b795
MB		 2540 if (err)
2541 goto out;
61cb5dd6
MB		 2542 if (fw->initvals_band.data) {
2543 hdr = (const struct b43_fw_header *)(fw->initvals_band.data->data);
2544 ivals = (const struct b43_iv *)(fw->initvals_band.data->data + hdr_len);
e4d6b795
MB		 2545 count = be32_to_cpu(hdr->size);
2546 err = b43_write_initvals(dev, ivals, count,
61cb5dd6 2547 fw->initvals_band.data->size - hdr_len);
e4d6b795
MB		 2548 if (err)
2549 goto out;
2550 }
2551out:
2552
2553 return err;
2554}
2555
2556/* Initialize the GPIOs
2557 * http://bcm-specs.sipsolutions.net/GPIO
2558 */
2559static int b43_gpio_init(struct b43_wldev *dev)
2560{
dedb1eb9 2561 struct ssb_bus *bus = dev->sdev->bus;
e4d6b795
MB		 2562 struct ssb_device *gpiodev, *pcidev = NULL;
2563 u32 mask, set;
2564
2565 b43_write32(dev, B43_MMIO_MACCTL, b43_read32(dev, B43_MMIO_MACCTL)
2566 & ~B43_MACCTL_GPOUTSMSK);
2567
e4d6b795
MB		 2568 b43_write16(dev, B43_MMIO_GPIO_MASK, b43_read16(dev, B43_MMIO_GPIO_MASK)
2569 | 0x000F);
2570
2571 mask = 0x0000001F;
2572 set = 0x0000000F;
dedb1eb9 2573 if (dev->sdev->bus->chip_id == 0x4301) {
e4d6b795
MB		 2574 mask |= 0x0060;
2575 set |= 0x0060;
2576 }
2577 if (0 /* FIXME: conditional unknown */ ) {
2578 b43_write16(dev, B43_MMIO_GPIO_MASK,
2579 b43_read16(dev, B43_MMIO_GPIO_MASK)
2580 | 0x0100);
2581 mask |= 0x0180;
2582 set |= 0x0180;
2583 }
dedb1eb9 2584 if (dev->sdev->bus->sprom.boardflags_lo & B43_BFL_PACTRL) {
e4d6b795
MB		 2585 b43_write16(dev, B43_MMIO_GPIO_MASK,
2586 b43_read16(dev, B43_MMIO_GPIO_MASK)
2587 | 0x0200);
2588 mask |= 0x0200;
2589 set |= 0x0200;
2590 }
dedb1eb9 2591 if (dev->sdev->id.revision >= 2)
e4d6b795
MB		 2592 mask |= 0x0010; /* FIXME: This is redundant. */
2593
2594#ifdef CONFIG_SSB_DRIVER_PCICORE
2595 pcidev = bus->pcicore.dev;
2596#endif
2597 gpiodev = bus->chipco.dev ? : pcidev;
2598 if (!gpiodev)
2599 return 0;
2600 ssb_write32(gpiodev, B43_GPIO_CONTROL,
2601 (ssb_read32(gpiodev, B43_GPIO_CONTROL)
2602 & mask) | set);
2603
2604 return 0;
2605}
2606
2607/* Turn off all GPIO stuff. Call this on module unload, for example. */
2608static void b43_gpio_cleanup(struct b43_wldev *dev)
2609{
dedb1eb9 2610 struct ssb_bus *bus = dev->sdev->bus;
e4d6b795
MB		 2611 struct ssb_device *gpiodev, *pcidev = NULL;
2612
2613#ifdef CONFIG_SSB_DRIVER_PCICORE
2614 pcidev = bus->pcicore.dev;
2615#endif
2616 gpiodev = bus->chipco.dev ? : pcidev;
2617 if (!gpiodev)
2618 return;
2619 ssb_write32(gpiodev, B43_GPIO_CONTROL, 0);
2620}
2621
2622/* http://bcm-specs.sipsolutions.net/EnableMac */
f5eda47f 2623void b43_mac_enable(struct b43_wldev *dev)
e4d6b795 2624{
923fd703
MB		 2625 if (b43_debug(dev, B43_DBG_FIRMWARE)) {
2626 u16 fwstate;
2627
2628 fwstate = b43_shm_read16(dev, B43_SHM_SHARED,
2629 B43_SHM_SH_UCODESTAT);
2630 if ((fwstate != B43_SHM_SH_UCODESTAT_SUSP) &&
2631 (fwstate != B43_SHM_SH_UCODESTAT_SLEEP)) {
2632 b43err(dev->wl, "b43_mac_enable(): The firmware "
2633 "should be suspended, but current state is %u\n",
2634 fwstate);
2635 }
2636 }
2637
e4d6b795
MB		 2638 dev->mac_suspended--;
2639 B43_WARN_ON(dev->mac_suspended < 0);
2640 if (dev->mac_suspended == 0) {
2641 b43_write32(dev, B43_MMIO_MACCTL,
2642 b43_read32(dev, B43_MMIO_MACCTL)
2643 | B43_MACCTL_ENABLED);
2644 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON,
2645 B43_IRQ_MAC_SUSPENDED);
2646 /* Commit writes */
2647 b43_read32(dev, B43_MMIO_MACCTL);
2648 b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2649 b43_power_saving_ctl_bits(dev, 0);
2650 }
2651}
2652
2653/* http://bcm-specs.sipsolutions.net/SuspendMAC */
f5eda47f 2654void b43_mac_suspend(struct b43_wldev *dev)
e4d6b795
MB		 2655{
2656 int i;
2657 u32 tmp;
2658
05b64b36 2659 might_sleep();
e4d6b795 2660 B43_WARN_ON(dev->mac_suspended < 0);
05b64b36 2661
e4d6b795
MB		 2662 if (dev->mac_suspended == 0) {
2663 b43_power_saving_ctl_bits(dev, B43_PS_AWAKE);
2664 b43_write32(dev, B43_MMIO_MACCTL,
2665 b43_read32(dev, B43_MMIO_MACCTL)
2666 & ~B43_MACCTL_ENABLED);
2667 /* force pci to flush the write */
2668 b43_read32(dev, B43_MMIO_MACCTL);
ba380013
MB		 2669 for (i = 35; i; i--) {
2670 tmp = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2671 if (tmp & B43_IRQ_MAC_SUSPENDED)
2672 goto out;
2673 udelay(10);
2674 }
2675 /* Hm, it seems this will take some time. Use msleep(). */
05b64b36 2676 for (i = 40; i; i--) {
e4d6b795
MB		 2677 tmp = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2678 if (tmp & B43_IRQ_MAC_SUSPENDED)
2679 goto out;
05b64b36 2680 msleep(1);
e4d6b795
MB		 2681 }
2682 b43err(dev->wl, "MAC suspend failed\n");
2683 }
05b64b36 2684out:
e4d6b795
MB		 2685 dev->mac_suspended++;
2686}
2687
858a1652
RM		 2688/* http://bcm-v4.sipsolutions.net/802.11/PHY/N/MacPhyClkSet */
2689void b43_mac_phy_clock_set(struct b43_wldev *dev, bool on)
2690{
dedb1eb9 2691 u32 tmslow = ssb_read32(dev->sdev, SSB_TMSLOW);
858a1652
RM		 2692 if (on)
2693 tmslow |= B43_TMSLOW_MACPHYCLKEN;
2694 else
2695 tmslow &= ~B43_TMSLOW_MACPHYCLKEN;
dedb1eb9 2696 ssb_write32(dev->sdev, SSB_TMSLOW, tmslow);
858a1652
RM		 2697}
2698
e4d6b795
MB		 2699static void b43_adjust_opmode(struct b43_wldev *dev)
2700{
2701 struct b43_wl *wl = dev->wl;
2702 u32 ctl;
2703 u16 cfp_pretbtt;
2704
2705 ctl = b43_read32(dev, B43_MMIO_MACCTL);
2706 /* Reset status to STA infrastructure mode. */
2707 ctl &= ~B43_MACCTL_AP;
2708 ctl &= ~B43_MACCTL_KEEP_CTL;
2709 ctl &= ~B43_MACCTL_KEEP_BADPLCP;
2710 ctl &= ~B43_MACCTL_KEEP_BAD;
2711 ctl &= ~B43_MACCTL_PROMISC;
4150c572 2712 ctl &= ~B43_MACCTL_BEACPROMISC;
e4d6b795
MB		 2713 ctl |= B43_MACCTL_INFRA;
2714
05c914fe
JB		 2715 if (b43_is_mode(wl, NL80211_IFTYPE_AP) ||
2716 b43_is_mode(wl, NL80211_IFTYPE_MESH_POINT))
4150c572 2717 ctl |= B43_MACCTL_AP;
05c914fe 2718 else if (b43_is_mode(wl, NL80211_IFTYPE_ADHOC))
4150c572
JB		 2719 ctl &= ~B43_MACCTL_INFRA;
2720
2721 if (wl->filter_flags & FIF_CONTROL)
e4d6b795 2722 ctl |= B43_MACCTL_KEEP_CTL;
4150c572
JB		 2723 if (wl->filter_flags & FIF_FCSFAIL)
2724 ctl |= B43_MACCTL_KEEP_BAD;
2725 if (wl->filter_flags & FIF_PLCPFAIL)
2726 ctl |= B43_MACCTL_KEEP_BADPLCP;
2727 if (wl->filter_flags & FIF_PROMISC_IN_BSS)
e4d6b795 2728 ctl |= B43_MACCTL_PROMISC;
4150c572
JB		 2729 if (wl->filter_flags & FIF_BCN_PRBRESP_PROMISC)
2730 ctl |= B43_MACCTL_BEACPROMISC;
2731
e4d6b795
MB		 2732 /* Workaround: On old hardware the HW-MAC-address-filter
2733 * doesn't work properly, so always run promisc in filter
2734 * it in software. */
dedb1eb9 2735 if (dev->sdev->id.revision <= 4)
e4d6b795
MB		 2736 ctl |= B43_MACCTL_PROMISC;
2737
2738 b43_write32(dev, B43_MMIO_MACCTL, ctl);
2739
2740 cfp_pretbtt = 2;
2741 if ((ctl & B43_MACCTL_INFRA) && !(ctl & B43_MACCTL_AP)) {
dedb1eb9
RM		 2742 if (dev->sdev->bus->chip_id == 0x4306 &&
2743 dev->sdev->bus->chip_rev == 3)
e4d6b795
MB		 2744 cfp_pretbtt = 100;
2745 else
2746 cfp_pretbtt = 50;
2747 }
2748 b43_write16(dev, 0x612, cfp_pretbtt);
09ebe2f9
MB		 2749
2750 /* FIXME: We don't currently implement the PMQ mechanism,
2751 * so always disable it. If we want to implement PMQ,
2752 * we need to enable it here (clear DISCPMQ) in AP mode.
2753 */
2754 if (0 /* ctl & B43_MACCTL_AP */) {
2755 b43_write32(dev, B43_MMIO_MACCTL,
2756 b43_read32(dev, B43_MMIO_MACCTL)
2757 & ~B43_MACCTL_DISCPMQ);
2758 } else {
2759 b43_write32(dev, B43_MMIO_MACCTL,
2760 b43_read32(dev, B43_MMIO_MACCTL)
2761 | B43_MACCTL_DISCPMQ);
2762 }
e4d6b795
MB		 2763}
2764
2765static void b43_rate_memory_write(struct b43_wldev *dev, u16 rate, int is_ofdm)
2766{
2767 u16 offset;
2768
2769 if (is_ofdm) {
2770 offset = 0x480;
2771 offset += (b43_plcp_get_ratecode_ofdm(rate) & 0x000F) * 2;
2772 } else {
2773 offset = 0x4C0;
2774 offset += (b43_plcp_get_ratecode_cck(rate) & 0x000F) * 2;
2775 }
2776 b43_shm_write16(dev, B43_SHM_SHARED, offset + 0x20,
2777 b43_shm_read16(dev, B43_SHM_SHARED, offset));
2778}
2779
2780static void b43_rate_memory_init(struct b43_wldev *dev)
2781{
2782 switch (dev->phy.type) {
2783 case B43_PHYTYPE_A:
2784 case B43_PHYTYPE_G:
53a6e234 2785 case B43_PHYTYPE_N:
9d86a2d5 2786 case B43_PHYTYPE_LP:
e4d6b795
MB		 2787 b43_rate_memory_write(dev, B43_OFDM_RATE_6MB, 1);
2788 b43_rate_memory_write(dev, B43_OFDM_RATE_12MB, 1);
2789 b43_rate_memory_write(dev, B43_OFDM_RATE_18MB, 1);
2790 b43_rate_memory_write(dev, B43_OFDM_RATE_24MB, 1);
2791 b43_rate_memory_write(dev, B43_OFDM_RATE_36MB, 1);
2792 b43_rate_memory_write(dev, B43_OFDM_RATE_48MB, 1);
2793 b43_rate_memory_write(dev, B43_OFDM_RATE_54MB, 1);
2794 if (dev->phy.type == B43_PHYTYPE_A)
2795 break;
2796 /* fallthrough */
2797 case B43_PHYTYPE_B:
2798 b43_rate_memory_write(dev, B43_CCK_RATE_1MB, 0);
2799 b43_rate_memory_write(dev, B43_CCK_RATE_2MB, 0);
2800 b43_rate_memory_write(dev, B43_CCK_RATE_5MB, 0);
2801 b43_rate_memory_write(dev, B43_CCK_RATE_11MB, 0);
2802 break;
2803 default:
2804 B43_WARN_ON(1);
2805 }
2806}
2807
5042c507
MB		 2808/* Set the default values for the PHY TX Control Words. */
2809static void b43_set_phytxctl_defaults(struct b43_wldev *dev)
2810{
2811 u16 ctl = 0;
2812
2813 ctl |= B43_TXH_PHY_ENC_CCK;
2814 ctl |= B43_TXH_PHY_ANT01AUTO;
2815 ctl |= B43_TXH_PHY_TXPWR;
2816
2817 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_BEACPHYCTL, ctl);
2818 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_ACKCTSPHYCTL, ctl);
2819 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRPHYCTL, ctl);
2820}
2821
e4d6b795
MB		 2822/* Set the TX-Antenna for management frames sent by firmware. */
2823static void b43_mgmtframe_txantenna(struct b43_wldev *dev, int antenna)
2824{
5042c507 2825 u16 ant;
e4d6b795
MB		 2826 u16 tmp;
2827
5042c507 2828 ant = b43_antenna_to_phyctl(antenna);
e4d6b795 2829
e4d6b795
MB		 2830 /* For ACK/CTS */
2831 tmp = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_ACKCTSPHYCTL);
eb189d8b 2832 tmp = (tmp & ~B43_TXH_PHY_ANT) | ant;
e4d6b795
MB		 2833 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_ACKCTSPHYCTL, tmp);
2834 /* For Probe Resposes */
2835 tmp = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_PRPHYCTL);
eb189d8b 2836 tmp = (tmp & ~B43_TXH_PHY_ANT) | ant;
e4d6b795
MB		 2837 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRPHYCTL, tmp);
2838}
2839
2840/* This is the opposite of b43_chip_init() */
2841static void b43_chip_exit(struct b43_wldev *dev)
2842{
fb11137a 2843 b43_phy_exit(dev);
e4d6b795
MB		 2844 b43_gpio_cleanup(dev);
2845 /* firmware is released later */
2846}
2847
2848/* Initialize the chip
2849 * http://bcm-specs.sipsolutions.net/ChipInit
2850 */
2851static int b43_chip_init(struct b43_wldev *dev)
2852{
2853 struct b43_phy *phy = &dev->phy;
ef1a628d 2854 int err;
858a1652 2855 u32 macctl;
e4d6b795
MB		 2856 u16 value16;
2857
1f7d87b0
MB		 2858 /* Initialize the MAC control */
2859 macctl = B43_MACCTL_IHR_ENABLED | B43_MACCTL_SHM_ENABLED;
2860 if (dev->phy.gmode)
2861 macctl |= B43_MACCTL_GMODE;
2862 macctl |= B43_MACCTL_INFRA;
2863 b43_write32(dev, B43_MMIO_MACCTL, macctl);
e4d6b795
MB		 2864
2865 err = b43_request_firmware(dev);
2866 if (err)
2867 goto out;
2868 err = b43_upload_microcode(dev);
2869 if (err)
2870 goto out; /* firmware is released later */
2871
2872 err = b43_gpio_init(dev);
2873 if (err)
2874 goto out; /* firmware is released later */
21954c36 2875
e4d6b795
MB		 2876 err = b43_upload_initvals(dev);
2877 if (err)
1a8d1227 2878 goto err_gpio_clean;
e4d6b795 2879
0b7dcd96
MB		 2880 /* Turn the Analog on and initialize the PHY. */
2881 phy->ops->switch_analog(dev, 1);
e4d6b795
MB		 2882 err = b43_phy_init(dev);
2883 if (err)
ef1a628d 2884 goto err_gpio_clean;
e4d6b795 2885
ef1a628d
MB		 2886 /* Disable Interference Mitigation. */
2887 if (phy->ops->interf_mitigation)
2888 phy->ops->interf_mitigation(dev, B43_INTERFMODE_NONE);
e4d6b795 2889
ef1a628d
MB		 2890 /* Select the antennae */
2891 if (phy->ops->set_rx_antenna)
2892 phy->ops->set_rx_antenna(dev, B43_ANTENNA_DEFAULT);
e4d6b795
MB		 2893 b43_mgmtframe_txantenna(dev, B43_ANTENNA_DEFAULT);
2894
2895 if (phy->type == B43_PHYTYPE_B) {
2896 value16 = b43_read16(dev, 0x005E);
2897 value16 |= 0x0004;
2898 b43_write16(dev, 0x005E, value16);
2899 }
2900 b43_write32(dev, 0x0100, 0x01000000);
dedb1eb9 2901 if (dev->sdev->id.revision < 5)
e4d6b795
MB		 2902 b43_write32(dev, 0x010C, 0x01000000);
2903
2904 b43_write32(dev, B43_MMIO_MACCTL, b43_read32(dev, B43_MMIO_MACCTL)
2905 & ~B43_MACCTL_INFRA);
2906 b43_write32(dev, B43_MMIO_MACCTL, b43_read32(dev, B43_MMIO_MACCTL)
2907 | B43_MACCTL_INFRA);
e4d6b795 2908
e4d6b795
MB		 2909 /* Probe Response Timeout value */
2910 /* FIXME: Default to 0, has to be set by ioctl probably... :-/ */
2911 b43_shm_write16(dev, B43_SHM_SHARED, 0x0074, 0x0000);
2912
2913 /* Initially set the wireless operation mode. */
2914 b43_adjust_opmode(dev);
2915
dedb1eb9 2916 if (dev->sdev->id.revision < 3) {
e4d6b795
MB		 2917 b43_write16(dev, 0x060E, 0x0000);
2918 b43_write16(dev, 0x0610, 0x8000);
2919 b43_write16(dev, 0x0604, 0x0000);
2920 b43_write16(dev, 0x0606, 0x0200);
2921 } else {
2922 b43_write32(dev, 0x0188, 0x80000000);
2923 b43_write32(dev, 0x018C, 0x02000000);
2924 }
2925 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, 0x00004000);
2926 b43_write32(dev, B43_MMIO_DMA0_IRQ_MASK, 0x0001DC00);
2927 b43_write32(dev, B43_MMIO_DMA1_IRQ_MASK, 0x0000DC00);
2928 b43_write32(dev, B43_MMIO_DMA2_IRQ_MASK, 0x0000DC00);
2929 b43_write32(dev, B43_MMIO_DMA3_IRQ_MASK, 0x0001DC00);
2930 b43_write32(dev, B43_MMIO_DMA4_IRQ_MASK, 0x0000DC00);
2931 b43_write32(dev, B43_MMIO_DMA5_IRQ_MASK, 0x0000DC00);
2932
858a1652 2933 b43_mac_phy_clock_set(dev, true);
e4d6b795
MB		 2934
2935 b43_write16(dev, B43_MMIO_POWERUP_DELAY,
dedb1eb9 2936 dev->sdev->bus->chipco.fast_pwrup_delay);
e4d6b795
MB		 2937
2938 err = 0;
2939 b43dbg(dev->wl, "Chip initialized\n");
21954c36 2940out:
e4d6b795
MB		 2941 return err;
2942
1a8d1227 2943err_gpio_clean:
e4d6b795 2944 b43_gpio_cleanup(dev);
21954c36 2945 return err;
e4d6b795
MB		 2946}
2947
e4d6b795
MB		 2948static void b43_periodic_every60sec(struct b43_wldev *dev)
2949{
ef1a628d 2950 const struct b43_phy_operations *ops = dev->phy.ops;
e4d6b795 2951
ef1a628d
MB		 2952 if (ops->pwork_60sec)
2953 ops->pwork_60sec(dev);
18c8adeb
MB		 2954
2955 /* Force check the TX power emission now. */
2956 b43_phy_txpower_check(dev, B43_TXPWR_IGNORE_TIME);
e4d6b795
MB		 2957}
2958
2959static void b43_periodic_every30sec(struct b43_wldev *dev)
2960{
2961 /* Update device statistics. */
2962 b43_calculate_link_quality(dev);
2963}
2964
2965static void b43_periodic_every15sec(struct b43_wldev *dev)
2966{
2967 struct b43_phy *phy = &dev->phy;
9b839a74
MB		 2968 u16 wdr;
2969
2970 if (dev->fw.opensource) {
2971 /* Check if the firmware is still alive.
2972 * It will reset the watchdog counter to 0 in its idle loop. */
2973 wdr = b43_shm_read16(dev, B43_SHM_SCRATCH, B43_WATCHDOG_REG);
2974 if (unlikely(wdr)) {
2975 b43err(dev->wl, "Firmware watchdog: The firmware died!\n");
2976 b43_controller_restart(dev, "Firmware watchdog");
2977 return;
2978 } else {
2979 b43_shm_write16(dev, B43_SHM_SCRATCH,
2980 B43_WATCHDOG_REG, 1);
2981 }
2982 }
e4d6b795 2983
ef1a628d
MB		 2984 if (phy->ops->pwork_15sec)
2985 phy->ops->pwork_15sec(dev);
2986
00e0b8cb
SB		 2987 atomic_set(&phy->txerr_cnt, B43_PHY_TX_BADNESS_LIMIT);
2988 wmb();
990b86f4
MB		 2989
2990#if B43_DEBUG
2991 if (b43_debug(dev, B43_DBG_VERBOSESTATS)) {
2992 unsigned int i;
2993
2994 b43dbg(dev->wl, "Stats: %7u IRQs/sec, %7u TX/sec, %7u RX/sec\n",
2995 dev->irq_count / 15,
2996 dev->tx_count / 15,
2997 dev->rx_count / 15);
2998 dev->irq_count = 0;
2999 dev->tx_count = 0;
3000 dev->rx_count = 0;
3001 for (i = 0; i < ARRAY_SIZE(dev->irq_bit_count); i++) {
3002 if (dev->irq_bit_count[i]) {
3003 b43dbg(dev->wl, "Stats: %7u IRQ-%02u/sec (0x%08X)\n",
3004 dev->irq_bit_count[i] / 15, i, (1 << i));
3005 dev->irq_bit_count[i] = 0;
3006 }
3007 }
3008 }
3009#endif
e4d6b795
MB		 3010}
3011
e4d6b795
MB		 3012static void do_periodic_work(struct b43_wldev *dev)
3013{
3014 unsigned int state;
3015
3016 state = dev->periodic_state;
42bb4cd5 3017 if (state % 4 == 0)
e4d6b795 3018 b43_periodic_every60sec(dev);
42bb4cd5 3019 if (state % 2 == 0)
e4d6b795 3020 b43_periodic_every30sec(dev);
42bb4cd5 3021 b43_periodic_every15sec(dev);
e4d6b795
MB		 3022}
3023
05b64b36
MB		 3024/* Periodic work locking policy:
3025 * The whole periodic work handler is protected by
3026 * wl->mutex. If another lock is needed somewhere in the
21ae2956 3027 * pwork callchain, it's acquired in-place, where it's needed.
e4d6b795 3028 */
e4d6b795
MB		 3029static void b43_periodic_work_handler(struct work_struct *work)
3030{
05b64b36
MB		 3031 struct b43_wldev *dev = container_of(work, struct b43_wldev,
3032 periodic_work.work);
3033 struct b43_wl *wl = dev->wl;
3034 unsigned long delay;
e4d6b795 3035
05b64b36 3036 mutex_lock(&wl->mutex);
e4d6b795
MB		 3037
3038 if (unlikely(b43_status(dev) != B43_STAT_STARTED))
3039 goto out;
3040 if (b43_debug(dev, B43_DBG_PWORK_STOP))
3041 goto out_requeue;
3042
05b64b36 3043 do_periodic_work(dev);
e4d6b795 3044
e4d6b795 3045 dev->periodic_state++;
42bb4cd5 3046out_requeue:
e4d6b795
MB		 3047 if (b43_debug(dev, B43_DBG_PWORK_FAST))
3048 delay = msecs_to_jiffies(50);
3049 else
82cd682d 3050 delay = round_jiffies_relative(HZ * 15);
42935eca 3051 ieee80211_queue_delayed_work(wl->hw, &dev->periodic_work, delay);
42bb4cd5 3052out:
05b64b36 3053 mutex_unlock(&wl->mutex);
e4d6b795
MB		 3054}
3055
3056static void b43_periodic_tasks_setup(struct b43_wldev *dev)
3057{
3058 struct delayed_work *work = &dev->periodic_work;
3059
3060 dev->periodic_state = 0;
3061 INIT_DELAYED_WORK(work, b43_periodic_work_handler);
42935eca 3062 ieee80211_queue_delayed_work(dev->wl->hw, work, 0);
e4d6b795
MB		 3063}
3064
f3dd3fcc 3065/* Check if communication with the device works correctly. */
e4d6b795
MB		 3066static int b43_validate_chipaccess(struct b43_wldev *dev)
3067{
f62ae6cd 3068 u32 v, backup0, backup4;
e4d6b795 3069
f62ae6cd
MB		 3070 backup0 = b43_shm_read32(dev, B43_SHM_SHARED, 0);
3071 backup4 = b43_shm_read32(dev, B43_SHM_SHARED, 4);
f3dd3fcc
MB		 3072
3073 /* Check for read/write and endianness problems. */
e4d6b795
MB		 3074 b43_shm_write32(dev, B43_SHM_SHARED, 0, 0x55AAAA55);
3075 if (b43_shm_read32(dev, B43_SHM_SHARED, 0) != 0x55AAAA55)
3076 goto error;
f3dd3fcc
MB		 3077 b43_shm_write32(dev, B43_SHM_SHARED, 0, 0xAA5555AA);
3078 if (b43_shm_read32(dev, B43_SHM_SHARED, 0) != 0xAA5555AA)
e4d6b795
MB		 3079 goto error;
3080
f62ae6cd
MB		 3081 /* Check if unaligned 32bit SHM_SHARED access works properly.
3082 * However, don't bail out on failure, because it's noncritical. */
3083 b43_shm_write16(dev, B43_SHM_SHARED, 0, 0x1122);
3084 b43_shm_write16(dev, B43_SHM_SHARED, 2, 0x3344);
3085 b43_shm_write16(dev, B43_SHM_SHARED, 4, 0x5566);
3086 b43_shm_write16(dev, B43_SHM_SHARED, 6, 0x7788);
3087 if (b43_shm_read32(dev, B43_SHM_SHARED, 2) != 0x55663344)
3088 b43warn(dev->wl, "Unaligned 32bit SHM read access is broken\n");
3089 b43_shm_write32(dev, B43_SHM_SHARED, 2, 0xAABBCCDD);
3090 if (b43_shm_read16(dev, B43_SHM_SHARED, 0) != 0x1122 ||
3091 b43_shm_read16(dev, B43_SHM_SHARED, 2) != 0xCCDD ||
3092 b43_shm_read16(dev, B43_SHM_SHARED, 4) != 0xAABB ||
3093 b43_shm_read16(dev, B43_SHM_SHARED, 6) != 0x7788)
3094 b43warn(dev->wl, "Unaligned 32bit SHM write access is broken\n");
3095
3096 b43_shm_write32(dev, B43_SHM_SHARED, 0, backup0);
3097 b43_shm_write32(dev, B43_SHM_SHARED, 4, backup4);
f3dd3fcc 3098
dedb1eb9 3099 if ((dev->sdev->id.revision >= 3) && (dev->sdev->id.revision <= 10)) {
f3dd3fcc
MB		 3100 /* The 32bit register shadows the two 16bit registers
3101 * with update sideeffects. Validate this. */
3102 b43_write16(dev, B43_MMIO_TSF_CFP_START, 0xAAAA);
3103 b43_write32(dev, B43_MMIO_TSF_CFP_START, 0xCCCCBBBB);
3104 if (b43_read16(dev, B43_MMIO_TSF_CFP_START_LOW) != 0xBBBB)
3105 goto error;
3106 if (b43_read16(dev, B43_MMIO_TSF_CFP_START_HIGH) != 0xCCCC)
3107 goto error;
3108 }
3109 b43_write32(dev, B43_MMIO_TSF_CFP_START, 0);
3110
3111 v = b43_read32(dev, B43_MMIO_MACCTL);
3112 v |= B43_MACCTL_GMODE;
3113 if (v != (B43_MACCTL_GMODE | B43_MACCTL_IHR_ENABLED))
e4d6b795
MB		 3114 goto error;
3115
3116 return 0;
f3dd3fcc 3117error:
e4d6b795
MB		 3118 b43err(dev->wl, "Failed to validate the chipaccess\n");
3119 return -ENODEV;
3120}
3121
3122static void b43_security_init(struct b43_wldev *dev)
3123{
e4d6b795
MB		 3124 dev->ktp = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_KTP);
3125 /* KTP is a word address, but we address SHM bytewise.
3126 * So multiply by two.
3127 */
3128 dev->ktp *= 2;
66d2d089
MB		 3129 /* Number of RCMTA address slots */
3130 b43_write16(dev, B43_MMIO_RCMTA_COUNT, B43_NR_PAIRWISE_KEYS);
3131 /* Clear the key memory. */
e4d6b795
MB		 3132 b43_clear_keys(dev);
3133}
3134
616de35d 3135#ifdef CONFIG_B43_HWRNG
99da185a 3136static int b43_rng_read(struct hwrng *rng, u32 *data)
e4d6b795
MB		 3137{
3138 struct b43_wl *wl = (struct b43_wl *)rng->priv;
a78b3bb2
MB		 3139 struct b43_wldev *dev;
3140 int count = -ENODEV;
e4d6b795 3141
a78b3bb2
MB		 3142 mutex_lock(&wl->mutex);
3143 dev = wl->current_dev;
3144 if (likely(dev && b43_status(dev) >= B43_STAT_INITIALIZED)) {
3145 *data = b43_read16(dev, B43_MMIO_RNG);
3146 count = sizeof(u16);
3147 }
3148 mutex_unlock(&wl->mutex);
e4d6b795 3149
a78b3bb2 3150 return count;
e4d6b795 3151}
616de35d 3152#endif /* CONFIG_B43_HWRNG */
e4d6b795 3153
b844eba2 3154static void b43_rng_exit(struct b43_wl *wl)
e4d6b795 3155{
616de35d 3156#ifdef CONFIG_B43_HWRNG
e4d6b795 3157 if (wl->rng_initialized)
b844eba2 3158 hwrng_unregister(&wl->rng);
616de35d 3159#endif /* CONFIG_B43_HWRNG */
e4d6b795
MB		 3160}
3161
3162static int b43_rng_init(struct b43_wl *wl)
3163{
616de35d 3164 int err = 0;
e4d6b795 3165
616de35d 3166#ifdef CONFIG_B43_HWRNG
e4d6b795
MB		 3167 snprintf(wl->rng_name, ARRAY_SIZE(wl->rng_name),
3168 "%s_%s", KBUILD_MODNAME, wiphy_name(wl->hw->wiphy));
3169 wl->rng.name = wl->rng_name;
3170 wl->rng.data_read = b43_rng_read;
3171 wl->rng.priv = (unsigned long)wl;
3172 wl->rng_initialized = 1;
3173 err = hwrng_register(&wl->rng);
3174 if (err) {
3175 wl->rng_initialized = 0;
3176 b43err(wl, "Failed to register the random "
3177 "number generator (%d)\n", err);
3178 }
616de35d 3179#endif /* CONFIG_B43_HWRNG */
e4d6b795
MB		 3180
3181 return err;
3182}
3183
f5d40eed 3184static void b43_tx_work(struct work_struct *work)
e4d6b795 3185{
f5d40eed
MB		 3186 struct b43_wl *wl = container_of(work, struct b43_wl, tx_work);
3187 struct b43_wldev *dev;
3188 struct sk_buff *skb;
3189 int err = 0;
e4d6b795 3190
f5d40eed
MB		 3191 mutex_lock(&wl->mutex);
3192 dev = wl->current_dev;
3193 if (unlikely(!dev || b43_status(dev) < B43_STAT_STARTED)) {
3194 mutex_unlock(&wl->mutex);
3195 return;
5100d5ac 3196 }
21a75d77 3197
f5d40eed
MB		 3198 while (skb_queue_len(&wl->tx_queue)) {
3199 skb = skb_dequeue(&wl->tx_queue);
21a75d77 3200
21a75d77 3201 if (b43_using_pio_transfers(dev))
e039fa4a 3202 err = b43_pio_tx(dev, skb);
21a75d77 3203 else
e039fa4a 3204 err = b43_dma_tx(dev, skb);
f5d40eed
MB		 3205 if (unlikely(err))
3206 dev_kfree_skb(skb); /* Drop it */
21a75d77
MB		 3207 }
3208
990b86f4
MB		 3209#if B43_DEBUG
3210 dev->tx_count++;
3211#endif
f5d40eed
MB		 3212 mutex_unlock(&wl->mutex);
3213}
21a75d77 3214
7bb45683 3215static void b43_op_tx(struct ieee80211_hw *hw,
f5d40eed
MB		 3216 struct sk_buff *skb)
3217{
3218 struct b43_wl *wl = hw_to_b43_wl(hw);
3219
3220 if (unlikely(skb->len < 2 + 2 + 6)) {
3221 /* Too short, this can't be a valid frame. */
3222 dev_kfree_skb_any(skb);
7bb45683 3223 return;
f5d40eed
MB		 3224 }
3225 B43_WARN_ON(skb_shinfo(skb)->nr_frags);
3226
3227 skb_queue_tail(&wl->tx_queue, skb);
3228 ieee80211_queue_work(wl->hw, &wl->tx_work);
e4d6b795
MB		 3229}
3230
e6f5b934
MB		 3231static void b43_qos_params_upload(struct b43_wldev *dev,
3232 const struct ieee80211_tx_queue_params *p,
3233 u16 shm_offset)
3234{
3235 u16 params[B43_NR_QOSPARAMS];
0b57664c 3236 int bslots, tmp;
e6f5b934
MB		 3237 unsigned int i;
3238
b0544eb6
MB		 3239 if (!dev->qos_enabled)
3240 return;
3241
0b57664c 3242 bslots = b43_read16(dev, B43_MMIO_RNG) & p->cw_min;
e6f5b934
MB		 3243
3244 memset(&params, 0, sizeof(params));
3245
3246 params[B43_QOSPARAM_TXOP] = p->txop * 32;
0b57664c
JB		 3247 params[B43_QOSPARAM_CWMIN] = p->cw_min;
3248 params[B43_QOSPARAM_CWMAX] = p->cw_max;
3249 params[B43_QOSPARAM_CWCUR] = p->cw_min;
3250 params[B43_QOSPARAM_AIFS] = p->aifs;
e6f5b934 3251 params[B43_QOSPARAM_BSLOTS] = bslots;
0b57664c 3252 params[B43_QOSPARAM_REGGAP] = bslots + p->aifs;
e6f5b934
MB		 3253
3254 for (i = 0; i < ARRAY_SIZE(params); i++) {
3255 if (i == B43_QOSPARAM_STATUS) {
3256 tmp = b43_shm_read16(dev, B43_SHM_SHARED,
3257 shm_offset + (i * 2));
3258 /* Mark the parameters as updated. */
3259 tmp |= 0x100;
3260 b43_shm_write16(dev, B43_SHM_SHARED,
3261 shm_offset + (i * 2),
3262 tmp);
3263 } else {
3264 b43_shm_write16(dev, B43_SHM_SHARED,
3265 shm_offset + (i * 2),
3266 params[i]);
3267 }
3268 }
3269}
3270
c40c1129
MB		 3271/* Mapping of mac80211 queue numbers to b43 QoS SHM offsets. */
3272static const u16 b43_qos_shm_offsets[] = {
3273 /* [mac80211-queue-nr] = SHM_OFFSET, */
3274 [0] = B43_QOS_VOICE,
3275 [1] = B43_QOS_VIDEO,
3276 [2] = B43_QOS_BESTEFFORT,
3277 [3] = B43_QOS_BACKGROUND,
3278};
3279
5a5f3b40
MB		 3280/* Update all QOS parameters in hardware. */
3281static void b43_qos_upload_all(struct b43_wldev *dev)
e6f5b934
MB		 3282{
3283 struct b43_wl *wl = dev->wl;
3284 struct b43_qos_params *params;
e6f5b934
MB		 3285 unsigned int i;
3286
b0544eb6
MB		 3287 if (!dev->qos_enabled)
3288 return;
3289
c40c1129
MB		 3290 BUILD_BUG_ON(ARRAY_SIZE(b43_qos_shm_offsets) !=
3291 ARRAY_SIZE(wl->qos_params));
e6f5b934
MB		 3292
3293 b43_mac_suspend(dev);
e6f5b934
MB		 3294 for (i = 0; i < ARRAY_SIZE(wl->qos_params); i++) {
3295 params = &(wl->qos_params[i]);
5a5f3b40
MB		 3296 b43_qos_params_upload(dev, &(params->p),
3297 b43_qos_shm_offsets[i]);
e6f5b934 3298 }
e6f5b934
MB		 3299 b43_mac_enable(dev);
3300}
3301
3302static void b43_qos_clear(struct b43_wl *wl)
3303{
3304 struct b43_qos_params *params;
3305 unsigned int i;
3306
c40c1129
MB		 3307 /* Initialize QoS parameters to sane defaults. */
3308
3309 BUILD_BUG_ON(ARRAY_SIZE(b43_qos_shm_offsets) !=
3310 ARRAY_SIZE(wl->qos_params));
3311
e6f5b934
MB		 3312 for (i = 0; i < ARRAY_SIZE(wl->qos_params); i++) {
3313 params = &(wl->qos_params[i]);
3314
c40c1129
MB		 3315 switch (b43_qos_shm_offsets[i]) {
3316 case B43_QOS_VOICE:
3317 params->p.txop = 0;
3318 params->p.aifs = 2;
3319 params->p.cw_min = 0x0001;
3320 params->p.cw_max = 0x0001;
3321 break;
3322 case B43_QOS_VIDEO:
3323 params->p.txop = 0;
3324 params->p.aifs = 2;
3325 params->p.cw_min = 0x0001;
3326 params->p.cw_max = 0x0001;
3327 break;
3328 case B43_QOS_BESTEFFORT:
3329 params->p.txop = 0;
3330 params->p.aifs = 3;
3331 params->p.cw_min = 0x0001;
3332 params->p.cw_max = 0x03FF;
3333 break;
3334 case B43_QOS_BACKGROUND:
3335 params->p.txop = 0;
3336 params->p.aifs = 7;
3337 params->p.cw_min = 0x0001;
3338 params->p.cw_max = 0x03FF;
3339 break;
3340 default:
3341 B43_WARN_ON(1);
3342 }
e6f5b934
MB		 3343 }
3344}
3345
3346/* Initialize the core's QOS capabilities */
3347static void b43_qos_init(struct b43_wldev *dev)
3348{
b0544eb6
MB		 3349 if (!dev->qos_enabled) {
3350 /* Disable QOS support. */
3351 b43_hf_write(dev, b43_hf_read(dev) & ~B43_HF_EDCF);
3352 b43_write16(dev, B43_MMIO_IFSCTL,
3353 b43_read16(dev, B43_MMIO_IFSCTL)
3354 & ~B43_MMIO_IFSCTL_USE_EDCF);
3355 b43dbg(dev->wl, "QoS disabled\n");
3356 return;
3357 }
3358
e6f5b934 3359 /* Upload the current QOS parameters. */
5a5f3b40 3360 b43_qos_upload_all(dev);
e6f5b934
MB		 3361
3362 /* Enable QOS support. */
3363 b43_hf_write(dev, b43_hf_read(dev) | B43_HF_EDCF);
3364 b43_write16(dev, B43_MMIO_IFSCTL,
3365 b43_read16(dev, B43_MMIO_IFSCTL)
3366 | B43_MMIO_IFSCTL_USE_EDCF);
b0544eb6 3367 b43dbg(dev->wl, "QoS enabled\n");
e6f5b934
MB		 3368}
3369
e100bb64 3370static int b43_op_conf_tx(struct ieee80211_hw *hw, u16 _queue,
40faacc4 3371 const struct ieee80211_tx_queue_params *params)
e4d6b795 3372{
e6f5b934 3373 struct b43_wl *wl = hw_to_b43_wl(hw);
5a5f3b40 3374 struct b43_wldev *dev;
e6f5b934 3375 unsigned int queue = (unsigned int)_queue;
5a5f3b40 3376 int err = -ENODEV;
e6f5b934
MB		 3377
3378 if (queue >= ARRAY_SIZE(wl->qos_params)) {
3379 /* Queue not available or don't support setting
3380 * params on this queue. Return success to not
3381 * confuse mac80211. */
3382 return 0;
3383 }
5a5f3b40
MB		 3384 BUILD_BUG_ON(ARRAY_SIZE(b43_qos_shm_offsets) !=
3385 ARRAY_SIZE(wl->qos_params));
e6f5b934 3386
5a5f3b40
MB		 3387 mutex_lock(&wl->mutex);
3388 dev = wl->current_dev;
3389 if (unlikely(!dev || (b43_status(dev) < B43_STAT_INITIALIZED)))
3390 goto out_unlock;
e6f5b934 3391
5a5f3b40
MB		 3392 memcpy(&(wl->qos_params[queue].p), params, sizeof(*params));
3393 b43_mac_suspend(dev);
3394 b43_qos_params_upload(dev, &(wl->qos_params[queue].p),
3395 b43_qos_shm_offsets[queue]);
3396 b43_mac_enable(dev);
3397 err = 0;
e6f5b934 3398
5a5f3b40
MB		 3399out_unlock:
3400 mutex_unlock(&wl->mutex);
3401
3402 return err;
e4d6b795
MB		 3403}
3404
40faacc4
MB		 3405static int b43_op_get_stats(struct ieee80211_hw *hw,
3406 struct ieee80211_low_level_stats *stats)
e4d6b795
MB		 3407{
3408 struct b43_wl *wl = hw_to_b43_wl(hw);
e4d6b795 3409
36dbd954 3410 mutex_lock(&wl->mutex);
e4d6b795 3411 memcpy(stats, &wl->ieee_stats, sizeof(*stats));
36dbd954 3412 mutex_unlock(&wl->mutex);
e4d6b795
MB		 3413
3414 return 0;
3415}
3416
08e87a83
AF		 3417static u64 b43_op_get_tsf(struct ieee80211_hw *hw)
3418{
3419 struct b43_wl *wl = hw_to_b43_wl(hw);
3420 struct b43_wldev *dev;
3421 u64 tsf;
3422
3423 mutex_lock(&wl->mutex);
08e87a83
AF		 3424 dev = wl->current_dev;
3425
3426 if (dev && (b43_status(dev) >= B43_STAT_INITIALIZED))
3427 b43_tsf_read(dev, &tsf);
3428 else
3429 tsf = 0;
3430
08e87a83
AF		 3431 mutex_unlock(&wl->mutex);
3432
3433 return tsf;
3434}
3435
3436static void b43_op_set_tsf(struct ieee80211_hw *hw, u64 tsf)
3437{
3438 struct b43_wl *wl = hw_to_b43_wl(hw);
3439 struct b43_wldev *dev;
3440
3441 mutex_lock(&wl->mutex);
08e87a83
AF		 3442 dev = wl->current_dev;
3443
3444 if (dev && (b43_status(dev) >= B43_STAT_INITIALIZED))
3445 b43_tsf_write(dev, tsf);
3446
08e87a83
AF		 3447 mutex_unlock(&wl->mutex);
3448}
3449
e4d6b795
MB		 3450static void b43_put_phy_into_reset(struct b43_wldev *dev)
3451{
dedb1eb9 3452 struct ssb_device *sdev = dev->sdev;
e4d6b795
MB		 3453 u32 tmslow;
3454
3455 tmslow = ssb_read32(sdev, SSB_TMSLOW);
3456 tmslow &= ~B43_TMSLOW_GMODE;
3457 tmslow |= B43_TMSLOW_PHYRESET;
3458 tmslow |= SSB_TMSLOW_FGC;
3459 ssb_write32(sdev, SSB_TMSLOW, tmslow);
3460 msleep(1);
3461
3462 tmslow = ssb_read32(sdev, SSB_TMSLOW);
3463 tmslow &= ~SSB_TMSLOW_FGC;
3464 tmslow |= B43_TMSLOW_PHYRESET;
3465 ssb_write32(sdev, SSB_TMSLOW, tmslow);
3466 msleep(1);
3467}
3468
99da185a 3469static const char *band_to_string(enum ieee80211_band band)
bb1eeff1
MB		 3470{
3471 switch (band) {
3472 case IEEE80211_BAND_5GHZ:
3473 return "5";
3474 case IEEE80211_BAND_2GHZ:
3475 return "2.4";
3476 default:
3477 break;
3478 }
3479 B43_WARN_ON(1);
3480 return "";
3481}
3482
e4d6b795 3483/* Expects wl->mutex locked */
bb1eeff1 3484static int b43_switch_band(struct b43_wl *wl, struct ieee80211_channel *chan)
e4d6b795 3485{
bb1eeff1 3486 struct b43_wldev *up_dev = NULL;
e4d6b795 3487 struct b43_wldev *down_dev;
bb1eeff1 3488 struct b43_wldev *d;
e4d6b795 3489 int err;
922d8a0b 3490 bool uninitialized_var(gmode);
e4d6b795
MB		 3491 int prev_status;
3492
bb1eeff1
MB		 3493 /* Find a device and PHY which supports the band. */
3494 list_for_each_entry(d, &wl->devlist, list) {
3495 switch (chan->band) {
3496 case IEEE80211_BAND_5GHZ:
3497 if (d->phy.supports_5ghz) {
3498 up_dev = d;
3499 gmode = 0;
3500 }
3501 break;
3502 case IEEE80211_BAND_2GHZ:
3503 if (d->phy.supports_2ghz) {
3504 up_dev = d;
3505 gmode = 1;
3506 }
3507 break;
3508 default:
3509 B43_WARN_ON(1);
3510 return -EINVAL;
3511 }
3512 if (up_dev)
3513 break;
3514 }
3515 if (!up_dev) {
3516 b43err(wl, "Could not find a device for %s-GHz band operation\n",
3517 band_to_string(chan->band));
3518 return -ENODEV;
e4d6b795
MB		 3519 }
3520 if ((up_dev == wl->current_dev) &&
3521 (!!wl->current_dev->phy.gmode == !!gmode)) {
3522 /* This device is already running. */
3523 return 0;
3524 }
bb1eeff1
MB		 3525 b43dbg(wl, "Switching to %s-GHz band\n",
3526 band_to_string(chan->band));
e4d6b795
MB		 3527 down_dev = wl->current_dev;
3528
3529 prev_status = b43_status(down_dev);
3530 /* Shutdown the currently running core. */
3531 if (prev_status >= B43_STAT_STARTED)
36dbd954 3532 down_dev = b43_wireless_core_stop(down_dev);
e4d6b795
MB		 3533 if (prev_status >= B43_STAT_INITIALIZED)
3534 b43_wireless_core_exit(down_dev);
3535
3536 if (down_dev != up_dev) {
3537 /* We switch to a different core, so we put PHY into
3538 * RESET on the old core. */
3539 b43_put_phy_into_reset(down_dev);
3540 }
3541
3542 /* Now start the new core. */
3543 up_dev->phy.gmode = gmode;
3544 if (prev_status >= B43_STAT_INITIALIZED) {
3545 err = b43_wireless_core_init(up_dev);
3546 if (err) {
3547 b43err(wl, "Fatal: Could not initialize device for "
bb1eeff1
MB		 3548 "selected %s-GHz band\n",
3549 band_to_string(chan->band));
e4d6b795
MB		 3550 goto init_failure;
3551 }
3552 }
3553 if (prev_status >= B43_STAT_STARTED) {
3554 err = b43_wireless_core_start(up_dev);
3555 if (err) {
3556 b43err(wl, "Fatal: Coult not start device for "
bb1eeff1
MB		 3557 "selected %s-GHz band\n",
3558 band_to_string(chan->band));
e4d6b795
MB		 3559 b43_wireless_core_exit(up_dev);
3560 goto init_failure;
3561 }
3562 }
3563 B43_WARN_ON(b43_status(up_dev) != prev_status);
3564
3565 wl->current_dev = up_dev;
3566
3567 return 0;
bb1eeff1 3568init_failure:
e4d6b795
MB		 3569 /* Whoops, failed to init the new core. No core is operating now. */
3570 wl->current_dev = NULL;
3571 return err;
3572}
3573
9124b077
JB		 3574/* Write the short and long frame retry limit values. */
3575static void b43_set_retry_limits(struct b43_wldev *dev,
3576 unsigned int short_retry,
3577 unsigned int long_retry)
3578{
3579 /* The retry limit is a 4-bit counter. Enforce this to avoid overflowing
3580 * the chip-internal counter. */
3581 short_retry = min(short_retry, (unsigned int)0xF);
3582 long_retry = min(long_retry, (unsigned int)0xF);
3583
3584 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_SRLIMIT,
3585 short_retry);
3586 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_LRLIMIT,
3587 long_retry);
3588}
3589
e8975581 3590static int b43_op_config(struct ieee80211_hw *hw, u32 changed)
e4d6b795
MB		 3591{
3592 struct b43_wl *wl = hw_to_b43_wl(hw);
3593 struct b43_wldev *dev;
3594 struct b43_phy *phy;
e8975581 3595 struct ieee80211_conf *conf = &hw->conf;
9db1f6d7 3596 int antenna;
e4d6b795 3597 int err = 0;
e4d6b795 3598
e4d6b795
MB		 3599 mutex_lock(&wl->mutex);
3600
bb1eeff1
MB		 3601 /* Switch the band (if necessary). This might change the active core. */
3602 err = b43_switch_band(wl, conf->channel);
e4d6b795
MB		 3603 if (err)
3604 goto out_unlock_mutex;
3605 dev = wl->current_dev;
3606 phy = &dev->phy;
3607
aa4c7b2a
RM		 3608 if (conf_is_ht(conf))
3609 phy->is_40mhz =
3610 (conf_is_ht40_minus(conf) || conf_is_ht40_plus(conf));
3611 else
3612 phy->is_40mhz = false;
3613
d10d0e57
MB		 3614 b43_mac_suspend(dev);
3615
9124b077
JB		 3616 if (changed & IEEE80211_CONF_CHANGE_RETRY_LIMITS)
3617 b43_set_retry_limits(dev, conf->short_frame_max_tx_count,
3618 conf->long_frame_max_tx_count);
3619 changed &= ~IEEE80211_CONF_CHANGE_RETRY_LIMITS;
3620 if (!changed)
d10d0e57 3621 goto out_mac_enable;
e4d6b795
MB		 3622
3623 /* Switch to the requested channel.
3624 * The firmware takes care of races with the TX handler. */
8318d78a 3625 if (conf->channel->hw_value != phy->channel)
ef1a628d 3626 b43_switch_channel(dev, conf->channel->hw_value);
e4d6b795 3627
0869aea0 3628 dev->wl->radiotap_enabled = !!(conf->flags & IEEE80211_CONF_MONITOR);
d42ce84a 3629
e4d6b795
MB		 3630 /* Adjust the desired TX power level. */
3631 if (conf->power_level != 0) {
18c8adeb
MB		 3632 if (conf->power_level != phy->desired_txpower) {
3633 phy->desired_txpower = conf->power_level;
3634 b43_phy_txpower_check(dev, B43_TXPWR_IGNORE_TIME |
3635 B43_TXPWR_IGNORE_TSSI);
e4d6b795
MB		 3636 }
3637 }
3638
3639 /* Antennas for RX and management frame TX. */
0f4ac38b 3640 antenna = B43_ANTENNA_DEFAULT;
9db1f6d7 3641 b43_mgmtframe_txantenna(dev, antenna);
0f4ac38b 3642 antenna = B43_ANTENNA_DEFAULT;
ef1a628d
MB		 3643 if (phy->ops->set_rx_antenna)
3644 phy->ops->set_rx_antenna(dev, antenna);
e4d6b795 3645
fd4973c5
LF		 3646 if (wl->radio_enabled != phy->radio_on) {
3647 if (wl->radio_enabled) {
19d337df 3648 b43_software_rfkill(dev, false);
fda9abcf
MB		 3649 b43info(dev->wl, "Radio turned on by software\n");
3650 if (!dev->radio_hw_enable) {
3651 b43info(dev->wl, "The hardware RF-kill button "
3652 "still turns the radio physically off. "
3653 "Press the button to turn it on.\n");
3654 }
3655 } else {
19d337df 3656 b43_software_rfkill(dev, true);
fda9abcf
MB		 3657 b43info(dev->wl, "Radio turned off by software\n");
3658 }
3659 }
3660
d10d0e57
MB		 3661out_mac_enable:
3662 b43_mac_enable(dev);
3663out_unlock_mutex:
e4d6b795
MB		 3664 mutex_unlock(&wl->mutex);
3665
3666 return err;
3667}
3668
881d948c 3669static void b43_update_basic_rates(struct b43_wldev *dev, u32 brates)
c7ab5ef9
JB		 3670{
3671 struct ieee80211_supported_band *sband =
3672 dev->wl->hw->wiphy->bands[b43_current_band(dev->wl)];
3673 struct ieee80211_rate *rate;
3674 int i;
3675 u16 basic, direct, offset, basic_offset, rateptr;
3676
3677 for (i = 0; i < sband->n_bitrates; i++) {
3678 rate = &sband->bitrates[i];
3679
3680 if (b43_is_cck_rate(rate->hw_value)) {
3681 direct = B43_SHM_SH_CCKDIRECT;
3682 basic = B43_SHM_SH_CCKBASIC;
3683 offset = b43_plcp_get_ratecode_cck(rate->hw_value);
3684 offset &= 0xF;
3685 } else {
3686 direct = B43_SHM_SH_OFDMDIRECT;
3687 basic = B43_SHM_SH_OFDMBASIC;
3688 offset = b43_plcp_get_ratecode_ofdm(rate->hw_value);
3689 offset &= 0xF;
3690 }
3691
3692 rate = ieee80211_get_response_rate(sband, brates, rate->bitrate);
3693
3694 if (b43_is_cck_rate(rate->hw_value)) {
3695 basic_offset = b43_plcp_get_ratecode_cck(rate->hw_value);
3696 basic_offset &= 0xF;
3697 } else {
3698 basic_offset = b43_plcp_get_ratecode_ofdm(rate->hw_value);
3699 basic_offset &= 0xF;
3700 }
3701
3702 /*
3703 * Get the pointer that we need to point to
3704 * from the direct map
3705 */
3706 rateptr = b43_shm_read16(dev, B43_SHM_SHARED,
3707 direct + 2 * basic_offset);
3708 /* and write it to the basic map */
3709 b43_shm_write16(dev, B43_SHM_SHARED, basic + 2 * offset,
3710 rateptr);
3711 }
3712}
3713
3714static void b43_op_bss_info_changed(struct ieee80211_hw *hw,
3715 struct ieee80211_vif *vif,
3716 struct ieee80211_bss_conf *conf,
3717 u32 changed)
3718{
3719 struct b43_wl *wl = hw_to_b43_wl(hw);
3720 struct b43_wldev *dev;
c7ab5ef9
JB		 3721
3722 mutex_lock(&wl->mutex);
3723
3724 dev = wl->current_dev;
d10d0e57 3725 if (!dev || b43_status(dev) < B43_STAT_STARTED)
c7ab5ef9 3726 goto out_unlock_mutex;
2d0ddec5
JB		 3727
3728 B43_WARN_ON(wl->vif != vif);
3729
3730 if (changed & BSS_CHANGED_BSSID) {
2d0ddec5
JB		 3731 if (conf->bssid)
3732 memcpy(wl->bssid, conf->bssid, ETH_ALEN);
3733 else
3734 memset(wl->bssid, 0, ETH_ALEN);
3f0d843b 3735 }
2d0ddec5 3736
3f0d843b
JB		 3737 if (b43_status(dev) >= B43_STAT_INITIALIZED) {
3738 if (changed & BSS_CHANGED_BEACON &&
3739 (b43_is_mode(wl, NL80211_IFTYPE_AP) ||
3740 b43_is_mode(wl, NL80211_IFTYPE_MESH_POINT) ||
3741 b43_is_mode(wl, NL80211_IFTYPE_ADHOC)))
3742 b43_update_templates(wl);
3743
3744 if (changed & BSS_CHANGED_BSSID)
2d0ddec5 3745 b43_write_mac_bssid_templates(dev);
2d0ddec5
JB		 3746 }
3747
c7ab5ef9
JB		 3748 b43_mac_suspend(dev);
3749
57c4d7b4
JB		 3750 /* Update templates for AP/mesh mode. */
3751 if (changed & BSS_CHANGED_BEACON_INT &&
3752 (b43_is_mode(wl, NL80211_IFTYPE_AP) ||
3753 b43_is_mode(wl, NL80211_IFTYPE_MESH_POINT) ||
3754 b43_is_mode(wl, NL80211_IFTYPE_ADHOC)))
3755 b43_set_beacon_int(dev, conf->beacon_int);
3756
c7ab5ef9
JB		 3757 if (changed & BSS_CHANGED_BASIC_RATES)
3758 b43_update_basic_rates(dev, conf->basic_rates);
3759
3760 if (changed & BSS_CHANGED_ERP_SLOT) {
3761 if (conf->use_short_slot)
3762 b43_short_slot_timing_enable(dev);
3763 else
3764 b43_short_slot_timing_disable(dev);
3765 }
3766
3767 b43_mac_enable(dev);
d10d0e57 3768out_unlock_mutex:
c7ab5ef9 3769 mutex_unlock(&wl->mutex);
c7ab5ef9
JB		 3770}
3771
40faacc4 3772static int b43_op_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
dc822b5d
JB		 3773 struct ieee80211_vif *vif, struct ieee80211_sta *sta,
3774 struct ieee80211_key_conf *key)
e4d6b795
MB		 3775{
3776 struct b43_wl *wl = hw_to_b43_wl(hw);
c6dfc9a8 3777 struct b43_wldev *dev;
e4d6b795
MB		 3778 u8 algorithm;
3779 u8 index;
c6dfc9a8 3780 int err;
060210f9 3781 static const u8 bcast_addr[ETH_ALEN] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };
e4d6b795
MB		 3782
3783 if (modparam_nohwcrypt)
3784 return -ENOSPC; /* User disabled HW-crypto */
3785
c6dfc9a8 3786 mutex_lock(&wl->mutex);
c6dfc9a8
MB		 3787
3788 dev = wl->current_dev;
3789 err = -ENODEV;
3790 if (!dev || b43_status(dev) < B43_STAT_INITIALIZED)
3791 goto out_unlock;
3792
403a3a13 3793 if (dev->fw.pcm_request_failed || !dev->hwcrypto_enabled) {
68217832
MB		 3794 /* We don't have firmware for the crypto engine.
3795 * Must use software-crypto. */
3796 err = -EOPNOTSUPP;
3797 goto out_unlock;
3798 }
3799
c6dfc9a8 3800 err = -EINVAL;
97359d12
JB		 3801 switch (key->cipher) {
3802 case WLAN_CIPHER_SUITE_WEP40:
3803 algorithm = B43_SEC_ALGO_WEP40;
3804 break;
3805 case WLAN_CIPHER_SUITE_WEP104:
3806 algorithm = B43_SEC_ALGO_WEP104;
e4d6b795 3807 break;
97359d12 3808 case WLAN_CIPHER_SUITE_TKIP:
e4d6b795
MB		 3809 algorithm = B43_SEC_ALGO_TKIP;
3810 break;
97359d12 3811 case WLAN_CIPHER_SUITE_CCMP:
e4d6b795
MB		 3812 algorithm = B43_SEC_ALGO_AES;
3813 break;
3814 default:
3815 B43_WARN_ON(1);
c6dfc9a8 3816 goto out_unlock;
e4d6b795 3817 }
e4d6b795
MB		 3818 index = (u8) (key->keyidx);
3819 if (index > 3)
e4d6b795 3820 goto out_unlock;
e4d6b795
MB		 3821
3822 switch (cmd) {
3823 case SET_KEY:
035d0243 3824 if (algorithm == B43_SEC_ALGO_TKIP &&
3825 (!(key->flags & IEEE80211_KEY_FLAG_PAIRWISE) ||
3826 !modparam_hwtkip)) {
3827 /* We support only pairwise key */
e4d6b795
MB		 3828 err = -EOPNOTSUPP;
3829 goto out_unlock;
3830 }
3831
e808e586 3832 if (key->flags & IEEE80211_KEY_FLAG_PAIRWISE) {
dc822b5d
JB		 3833 if (WARN_ON(!sta)) {
3834 err = -EOPNOTSUPP;
3835 goto out_unlock;
3836 }
e808e586 3837 /* Pairwise key with an assigned MAC address. */
e4d6b795 3838 err = b43_key_write(dev, -1, algorithm,
dc822b5d
JB		 3839 key->key, key->keylen,
3840 sta->addr, key);
e808e586
MB		 3841 } else {
3842 /* Group key */
3843 err = b43_key_write(dev, index, algorithm,
3844 key->key, key->keylen, NULL, key);
e4d6b795
MB		 3845 }
3846 if (err)
3847 goto out_unlock;
3848
3849 if (algorithm == B43_SEC_ALGO_WEP40 ||
3850 algorithm == B43_SEC_ALGO_WEP104) {
3851 b43_hf_write(dev, b43_hf_read(dev) | B43_HF_USEDEFKEYS);
3852 } else {
3853 b43_hf_write(dev,
3854 b43_hf_read(dev) & ~B43_HF_USEDEFKEYS);
3855 }
3856 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
035d0243 3857 if (algorithm == B43_SEC_ALGO_TKIP)
3858 key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
e4d6b795
MB		 3859 break;
3860 case DISABLE_KEY: {
3861 err = b43_key_clear(dev, key->hw_key_idx);
3862 if (err)
3863 goto out_unlock;
3864 break;
3865 }
3866 default:
3867 B43_WARN_ON(1);
3868 }
9cf7f247 3869
e4d6b795 3870out_unlock:
e4d6b795
MB		 3871 if (!err) {
3872 b43dbg(wl, "%s hardware based encryption for keyidx: %d, "
e174961c 3873 "mac: %pM\n",
e4d6b795 3874 cmd == SET_KEY ? "Using" : "Disabling", key->keyidx,
a1d88210 3875 sta ? sta->addr : bcast_addr);
9cf7f247 3876 b43_dump_keymemory(dev);
e4d6b795 3877 }
9cf7f247
MB		 3878 mutex_unlock(&wl->mutex);
3879
e4d6b795
MB		 3880 return err;
3881}
3882
40faacc4
MB		 3883static void b43_op_configure_filter(struct ieee80211_hw *hw,
3884 unsigned int changed, unsigned int *fflags,
3ac64bee 3885 u64 multicast)
e4d6b795
MB		 3886{
3887 struct b43_wl *wl = hw_to_b43_wl(hw);
36dbd954 3888 struct b43_wldev *dev;
e4d6b795 3889
36dbd954
MB		 3890 mutex_lock(&wl->mutex);
3891 dev = wl->current_dev;
4150c572
JB		 3892 if (!dev) {
3893 *fflags = 0;
36dbd954 3894 goto out_unlock;
e4d6b795 3895 }
4150c572 3896
4150c572
JB		 3897 *fflags &= FIF_PROMISC_IN_BSS |
3898 FIF_ALLMULTI |
3899 FIF_FCSFAIL |
3900 FIF_PLCPFAIL |
3901 FIF_CONTROL |
3902 FIF_OTHER_BSS |
3903 FIF_BCN_PRBRESP_PROMISC;
3904
3905 changed &= FIF_PROMISC_IN_BSS |
3906 FIF_ALLMULTI |
3907 FIF_FCSFAIL |
3908 FIF_PLCPFAIL |
3909 FIF_CONTROL |
3910 FIF_OTHER_BSS |
3911 FIF_BCN_PRBRESP_PROMISC;
3912
3913 wl->filter_flags = *fflags;
3914
3915 if (changed && b43_status(dev) >= B43_STAT_INITIALIZED)
3916 b43_adjust_opmode(dev);
36dbd954
MB		 3917
3918out_unlock:
3919 mutex_unlock(&wl->mutex);
e4d6b795
MB		 3920}
3921
36dbd954
MB		 3922/* Locking: wl->mutex
3923 * Returns the current dev. This might be different from the passed in dev,
3924 * because the core might be gone away while we unlocked the mutex. */
3925static struct b43_wldev * b43_wireless_core_stop(struct b43_wldev *dev)
e4d6b795
MB		 3926{
3927 struct b43_wl *wl = dev->wl;
36dbd954 3928 struct b43_wldev *orig_dev;
49d965c8 3929 u32 mask;
e4d6b795 3930
36dbd954
MB		 3931redo:
3932 if (!dev || b43_status(dev) < B43_STAT_STARTED)
3933 return dev;
a19d12d7 3934
f5d40eed 3935 /* Cancel work. Unlock to avoid deadlocks. */
36dbd954
MB		 3936 mutex_unlock(&wl->mutex);
3937 cancel_delayed_work_sync(&dev->periodic_work);
f5d40eed 3938 cancel_work_sync(&wl->tx_work);
36dbd954
MB		 3939 mutex_lock(&wl->mutex);
3940 dev = wl->current_dev;
3941 if (!dev || b43_status(dev) < B43_STAT_STARTED) {
3942 /* Whoops, aliens ate up the device while we were unlocked. */
3943 return dev;
3944 }
a19d12d7 3945
36dbd954 3946 /* Disable interrupts on the device. */
e4d6b795 3947 b43_set_status(dev, B43_STAT_INITIALIZED);
dedb1eb9 3948 if (dev->sdev->bus->bustype == SSB_BUSTYPE_SDIO) {
36dbd954
MB		 3949 /* wl->mutex is locked. That is enough. */
3950 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, 0);
3951 b43_read32(dev, B43_MMIO_GEN_IRQ_MASK); /* Flush */
3952 } else {
3953 spin_lock_irq(&wl->hardirq_lock);
3954 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, 0);
3955 b43_read32(dev, B43_MMIO_GEN_IRQ_MASK); /* Flush */
3956 spin_unlock_irq(&wl->hardirq_lock);
3957 }
176e9f6a 3958 /* Synchronize and free the interrupt handlers. Unlock to avoid deadlocks. */
36dbd954 3959 orig_dev = dev;
e4d6b795 3960 mutex_unlock(&wl->mutex);
dedb1eb9 3961 if (dev->sdev->bus->bustype == SSB_BUSTYPE_SDIO) {
176e9f6a
MB		 3962 b43_sdio_free_irq(dev);
3963 } else {
dedb1eb9
RM		 3964 synchronize_irq(dev->sdev->irq);
3965 free_irq(dev->sdev->irq, dev);
176e9f6a 3966 }
e4d6b795 3967 mutex_lock(&wl->mutex);
36dbd954
MB		 3968 dev = wl->current_dev;
3969 if (!dev)
3970 return dev;
3971 if (dev != orig_dev) {
3972 if (b43_status(dev) >= B43_STAT_STARTED)
3973 goto redo;
3974 return dev;
3975 }
49d965c8
MB		 3976 mask = b43_read32(dev, B43_MMIO_GEN_IRQ_MASK);
3977 B43_WARN_ON(mask != 0xFFFFFFFF && mask);
e4d6b795 3978
f5d40eed
MB		 3979 /* Drain the TX queue */
3980 while (skb_queue_len(&wl->tx_queue))
3981 dev_kfree_skb(skb_dequeue(&wl->tx_queue));
3982
e4d6b795 3983 b43_mac_suspend(dev);
a78b3bb2 3984 b43_leds_exit(dev);
e4d6b795 3985 b43dbg(wl, "Wireless interface stopped\n");
36dbd954
MB		 3986
3987 return dev;
e4d6b795
MB		 3988}
3989
3990/* Locking: wl->mutex */
3991static int b43_wireless_core_start(struct b43_wldev *dev)
3992{
3993 int err;
3994
3995 B43_WARN_ON(b43_status(dev) != B43_STAT_INITIALIZED);
3996
3997 drain_txstatus_queue(dev);
dedb1eb9 3998 if (dev->sdev->bus->bustype == SSB_BUSTYPE_SDIO) {
3dbba8e2
AH		 3999 err = b43_sdio_request_irq(dev, b43_sdio_interrupt_handler);
4000 if (err) {
4001 b43err(dev->wl, "Cannot request SDIO IRQ\n");
4002 goto out;
4003 }
4004 } else {
dedb1eb9 4005 err = request_threaded_irq(dev->sdev->irq, b43_interrupt_handler,
3dbba8e2
AH		 4006 b43_interrupt_thread_handler,
4007 IRQF_SHARED, KBUILD_MODNAME, dev);
4008 if (err) {
dedb1eb9
RM		 4009 b43err(dev->wl, "Cannot request IRQ-%d\n",
4010 dev->sdev->irq);
3dbba8e2
AH		 4011 goto out;
4012 }
e4d6b795
MB		 4013 }
4014
4015 /* We are ready to run. */
0866b03c 4016 ieee80211_wake_queues(dev->wl->hw);
e4d6b795
MB		 4017 b43_set_status(dev, B43_STAT_STARTED);
4018
4019 /* Start data flow (TX/RX). */
4020 b43_mac_enable(dev);
13790728 4021 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, dev->irq_mask);
e4d6b795
MB		 4022
4023 /* Start maintainance work */
4024 b43_periodic_tasks_setup(dev);
4025
a78b3bb2
MB		 4026 b43_leds_init(dev);
4027
e4d6b795 4028 b43dbg(dev->wl, "Wireless interface started\n");
a78b3bb2 4029out:
e4d6b795
MB		 4030 return err;
4031}
4032
4033/* Get PHY and RADIO versioning numbers */
4034static int b43_phy_versioning(struct b43_wldev *dev)
4035{
4036 struct b43_phy *phy = &dev->phy;
4037 u32 tmp;
4038 u8 analog_type;
4039 u8 phy_type;
4040 u8 phy_rev;
4041 u16 radio_manuf;
4042 u16 radio_ver;
4043 u16 radio_rev;
4044 int unsupported = 0;
4045
4046 /* Get PHY versioning */
4047 tmp = b43_read16(dev, B43_MMIO_PHY_VER);
4048 analog_type = (tmp & B43_PHYVER_ANALOG) >> B43_PHYVER_ANALOG_SHIFT;
4049 phy_type = (tmp & B43_PHYVER_TYPE) >> B43_PHYVER_TYPE_SHIFT;
4050 phy_rev = (tmp & B43_PHYVER_VERSION);
4051 switch (phy_type) {
4052 case B43_PHYTYPE_A:
4053 if (phy_rev >= 4)
4054 unsupported = 1;
4055 break;
4056 case B43_PHYTYPE_B:
4057 if (phy_rev != 2 && phy_rev != 4 && phy_rev != 6
4058 && phy_rev != 7)
4059 unsupported = 1;
4060 break;
4061 case B43_PHYTYPE_G:
013978b6 4062 if (phy_rev > 9)
e4d6b795
MB		 4063 unsupported = 1;
4064 break;
692d2c0f 4065#ifdef CONFIG_B43_PHY_N
d5c71e46 4066 case B43_PHYTYPE_N:
ab72efdf 4067 if (phy_rev > 9)
d5c71e46
MB		 4068 unsupported = 1;
4069 break;
6b1c7c67
MB		 4070#endif
4071#ifdef CONFIG_B43_PHY_LP
4072 case B43_PHYTYPE_LP:
9d86a2d5 4073 if (phy_rev > 2)
6b1c7c67
MB		 4074 unsupported = 1;
4075 break;
d5c71e46 4076#endif
e4d6b795
MB		 4077 default:
4078 unsupported = 1;
4079 };
4080 if (unsupported) {
4081 b43err(dev->wl, "FOUND UNSUPPORTED PHY "
4082 "(Analog %u, Type %u, Revision %u)\n",
4083 analog_type, phy_type, phy_rev);
4084 return -EOPNOTSUPP;
4085 }
4086 b43dbg(dev->wl, "Found PHY: Analog %u, Type %u, Revision %u\n",
4087 analog_type, phy_type, phy_rev);
4088
4089 /* Get RADIO versioning */
dedb1eb9
RM		 4090 if (dev->sdev->bus->chip_id == 0x4317) {
4091 if (dev->sdev->bus->chip_rev == 0)
e4d6b795 4092 tmp = 0x3205017F;
dedb1eb9 4093 else if (dev->sdev->bus->chip_rev == 1)
e4d6b795
MB		 4094 tmp = 0x4205017F;
4095 else
4096 tmp = 0x5205017F;
4097 } else {
4098 b43_write16(dev, B43_MMIO_RADIO_CONTROL, B43_RADIOCTL_ID);
243dcfcc 4099 tmp = b43_read16(dev, B43_MMIO_RADIO_DATA_LOW);
e4d6b795 4100 b43_write16(dev, B43_MMIO_RADIO_CONTROL, B43_RADIOCTL_ID);
243dcfcc 4101 tmp |= (u32)b43_read16(dev, B43_MMIO_RADIO_DATA_HIGH) << 16;
e4d6b795
MB		 4102 }
4103 radio_manuf = (tmp & 0x00000FFF);
4104 radio_ver = (tmp & 0x0FFFF000) >> 12;
4105 radio_rev = (tmp & 0xF0000000) >> 28;
96c755a3
MB		 4106 if (radio_manuf != 0x17F /* Broadcom */)
4107 unsupported = 1;
e4d6b795
MB		 4108 switch (phy_type) {
4109 case B43_PHYTYPE_A:
4110 if (radio_ver != 0x2060)
4111 unsupported = 1;
4112 if (radio_rev != 1)
4113 unsupported = 1;
4114 if (radio_manuf != 0x17F)
4115 unsupported = 1;
4116 break;
4117 case B43_PHYTYPE_B:
4118 if ((radio_ver & 0xFFF0) != 0x2050)
4119 unsupported = 1;
4120 break;
4121 case B43_PHYTYPE_G:
4122 if (radio_ver != 0x2050)
4123 unsupported = 1;
4124 break;
96c755a3 4125 case B43_PHYTYPE_N:
bb519bee 4126 if (radio_ver != 0x2055 && radio_ver != 0x2056)
96c755a3
MB		 4127 unsupported = 1;
4128 break;
6b1c7c67 4129 case B43_PHYTYPE_LP:
9d86a2d5 4130 if (radio_ver != 0x2062 && radio_ver != 0x2063)
6b1c7c67
MB		 4131 unsupported = 1;
4132 break;
e4d6b795
MB		 4133 default:
4134 B43_WARN_ON(1);
4135 }
4136 if (unsupported) {
4137 b43err(dev->wl, "FOUND UNSUPPORTED RADIO "
4138 "(Manuf 0x%X, Version 0x%X, Revision %u)\n",
4139 radio_manuf, radio_ver, radio_rev);
4140 return -EOPNOTSUPP;
4141 }
4142 b43dbg(dev->wl, "Found Radio: Manuf 0x%X, Version 0x%X, Revision %u\n",
4143 radio_manuf, radio_ver, radio_rev);
4144
4145 phy->radio_manuf = radio_manuf;
4146 phy->radio_ver = radio_ver;
4147 phy->radio_rev = radio_rev;
4148
4149 phy->analog = analog_type;
4150 phy->type = phy_type;
4151 phy->rev = phy_rev;
4152
4153 return 0;
4154}
4155
4156static void setup_struct_phy_for_init(struct b43_wldev *dev,
4157 struct b43_phy *phy)
4158{
e4d6b795 4159 phy->hardware_power_control = !!modparam_hwpctl;
18c8adeb 4160 phy->next_txpwr_check_time = jiffies;
8ed7fc48
MB		 4161 /* PHY TX errors counter. */
4162 atomic_set(&phy->txerr_cnt, B43_PHY_TX_BADNESS_LIMIT);
591f3dc2
MB		 4163
4164#if B43_DEBUG
4165 phy->phy_locked = 0;
4166 phy->radio_locked = 0;
4167#endif
e4d6b795
MB		 4168}
4169
4170static void setup_struct_wldev_for_init(struct b43_wldev *dev)
4171{
aa6c7ae2
MB		 4172 dev->dfq_valid = 0;
4173
6a724d68
MB		 4174 /* Assume the radio is enabled. If it's not enabled, the state will
4175 * immediately get fixed on the first periodic work run. */
4176 dev->radio_hw_enable = 1;
e4d6b795
MB		 4177
4178 /* Stats */
4179 memset(&dev->stats, 0, sizeof(dev->stats));
4180
4181 setup_struct_phy_for_init(dev, &dev->phy);
4182
4183 /* IRQ related flags */
4184 dev->irq_reason = 0;
4185 memset(dev->dma_reason, 0, sizeof(dev->dma_reason));
13790728 4186 dev->irq_mask = B43_IRQ_MASKTEMPLATE;
3e3ccb3d 4187 if (b43_modparam_verbose < B43_VERBOSITY_DEBUG)
13790728 4188 dev->irq_mask &= ~B43_IRQ_PHY_TXERR;
e4d6b795
MB		 4189
4190 dev->mac_suspended = 1;
4191
4192 /* Noise calculation context */
4193 memset(&dev->noisecalc, 0, sizeof(dev->noisecalc));
4194}
4195
4196static void b43_bluetooth_coext_enable(struct b43_wldev *dev)
4197{
dedb1eb9 4198 struct ssb_sprom *sprom = &dev->sdev->bus->sprom;
a259d6a4 4199 u64 hf;
e4d6b795 4200
1855ba78
MB		 4201 if (!modparam_btcoex)
4202 return;
95de2841 4203 if (!(sprom->boardflags_lo & B43_BFL_BTCOEXIST))
e4d6b795
MB		 4204 return;
4205 if (dev->phy.type != B43_PHYTYPE_B && !dev->phy.gmode)
4206 return;
4207
4208 hf = b43_hf_read(dev);
95de2841 4209 if (sprom->boardflags_lo & B43_BFL_BTCMOD)
e4d6b795
MB		 4210 hf |= B43_HF_BTCOEXALT;
4211 else
4212 hf |= B43_HF_BTCOEX;
4213 b43_hf_write(dev, hf);
e4d6b795
MB		 4214}
4215
4216static void b43_bluetooth_coext_disable(struct b43_wldev *dev)
1855ba78
MB		 4217{
4218 if (!modparam_btcoex)
4219 return;
4220 //TODO
e4d6b795
MB		 4221}
4222
4223static void b43_imcfglo_timeouts_workaround(struct b43_wldev *dev)
4224{
dedb1eb9 4225 struct ssb_bus *bus = dev->sdev->bus;
0fd82eaf
RM		 4226 u32 tmp;
4227
4228 if ((bus->chip_id == 0x4311 && bus->chip_rev == 2) ||
4229 (bus->chip_id == 0x4312)) {
dedb1eb9 4230 tmp = ssb_read32(dev->sdev, SSB_IMCFGLO);
0fd82eaf
RM		 4231 tmp &= ~SSB_IMCFGLO_REQTO;
4232 tmp &= ~SSB_IMCFGLO_SERTO;
4233 tmp |= 0x3;
dedb1eb9 4234 ssb_write32(dev->sdev, SSB_IMCFGLO, tmp);
0fd82eaf
RM		 4235 ssb_commit_settings(bus);
4236 }
e4d6b795
MB		 4237}
4238
d59f720d
MB		 4239static void b43_set_synth_pu_delay(struct b43_wldev *dev, bool idle)
4240{
4241 u16 pu_delay;
4242
4243 /* The time value is in microseconds. */
4244 if (dev->phy.type == B43_PHYTYPE_A)
4245 pu_delay = 3700;
4246 else
4247 pu_delay = 1050;
05c914fe 4248 if (b43_is_mode(dev->wl, NL80211_IFTYPE_ADHOC) || idle)
d59f720d
MB		 4249 pu_delay = 500;
4250 if ((dev->phy.radio_ver == 0x2050) && (dev->phy.radio_rev == 8))
4251 pu_delay = max(pu_delay, (u16)2400);
4252
4253 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_SPUWKUP, pu_delay);
4254}
4255
4256/* Set the TSF CFP pre-TargetBeaconTransmissionTime. */
4257static void b43_set_pretbtt(struct b43_wldev *dev)
4258{
4259 u16 pretbtt;
4260
4261 /* The time value is in microseconds. */
05c914fe 4262 if (b43_is_mode(dev->wl, NL80211_IFTYPE_ADHOC)) {
d59f720d
MB		 4263 pretbtt = 2;
4264 } else {
4265 if (dev->phy.type == B43_PHYTYPE_A)
4266 pretbtt = 120;
4267 else
4268 pretbtt = 250;
4269 }
4270 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRETBTT, pretbtt);
4271 b43_write16(dev, B43_MMIO_TSF_CFP_PRETBTT, pretbtt);
4272}
4273
e4d6b795
MB		 4274/* Shutdown a wireless core */
4275/* Locking: wl->mutex */
4276static void b43_wireless_core_exit(struct b43_wldev *dev)
4277{
1f7d87b0 4278 u32 macctl;
e4d6b795 4279
36dbd954
MB		 4280 B43_WARN_ON(dev && b43_status(dev) > B43_STAT_INITIALIZED);
4281 if (!dev || b43_status(dev) != B43_STAT_INITIALIZED)
e4d6b795 4282 return;
84c164a3
JL		 4283
4284 /* Unregister HW RNG driver */
4285 b43_rng_exit(dev->wl);
4286
e4d6b795
MB		 4287 b43_set_status(dev, B43_STAT_UNINIT);
4288
1f7d87b0
MB		 4289 /* Stop the microcode PSM. */
4290 macctl = b43_read32(dev, B43_MMIO_MACCTL);
4291 macctl &= ~B43_MACCTL_PSM_RUN;
4292 macctl |= B43_MACCTL_PSM_JMP0;
4293 b43_write32(dev, B43_MMIO_MACCTL, macctl);
4294
e4d6b795 4295 b43_dma_free(dev);
5100d5ac 4296 b43_pio_free(dev);
e4d6b795 4297 b43_chip_exit(dev);
cb24f57f 4298 dev->phy.ops->switch_analog(dev, 0);
e66fee6a
MB		 4299 if (dev->wl->current_beacon) {
4300 dev_kfree_skb_any(dev->wl->current_beacon);
4301 dev->wl->current_beacon = NULL;
4302 }
4303
dedb1eb9
RM		 4304 ssb_device_disable(dev->sdev, 0);
4305 ssb_bus_may_powerdown(dev->sdev->bus);
e4d6b795
MB		 4306}
4307
4308/* Initialize a wireless core */
4309static int b43_wireless_core_init(struct b43_wldev *dev)
4310{
dedb1eb9 4311 struct ssb_bus *bus = dev->sdev->bus;
e4d6b795
MB		 4312 struct ssb_sprom *sprom = &bus->sprom;
4313 struct b43_phy *phy = &dev->phy;
4314 int err;
a259d6a4
MB		 4315 u64 hf;
4316 u32 tmp;
e4d6b795
MB		 4317
4318 B43_WARN_ON(b43_status(dev) != B43_STAT_UNINIT);
4319
4320 err = ssb_bus_powerup(bus, 0);
4321 if (err)
4322 goto out;
dedb1eb9 4323 if (!ssb_device_is_enabled(dev->sdev)) {
e4d6b795
MB		 4324 tmp = phy->gmode ? B43_TMSLOW_GMODE : 0;
4325 b43_wireless_core_reset(dev, tmp);
4326 }
4327
fb11137a 4328 /* Reset all data structures. */
e4d6b795 4329 setup_struct_wldev_for_init(dev);
fb11137a 4330 phy->ops->prepare_structs(dev);
e4d6b795
MB		 4331
4332 /* Enable IRQ routing to this device. */
dedb1eb9 4333 ssb_pcicore_dev_irqvecs_enable(&bus->pcicore, dev->sdev);
e4d6b795
MB		 4334
4335 b43_imcfglo_timeouts_workaround(dev);
4336 b43_bluetooth_coext_disable(dev);
fb11137a
MB		 4337 if (phy->ops->prepare_hardware) {
4338 err = phy->ops->prepare_hardware(dev);
ef1a628d 4339 if (err)
fb11137a 4340 goto err_busdown;
ef1a628d 4341 }
e4d6b795
MB		 4342 err = b43_chip_init(dev);
4343 if (err)
fb11137a 4344 goto err_busdown;
e4d6b795 4345 b43_shm_write16(dev, B43_SHM_SHARED,
dedb1eb9 4346 B43_SHM_SH_WLCOREREV, dev->sdev->id.revision);
e4d6b795
MB		 4347 hf = b43_hf_read(dev);
4348 if (phy->type == B43_PHYTYPE_G) {
4349 hf |= B43_HF_SYMW;
4350 if (phy->rev == 1)
4351 hf |= B43_HF_GDCW;
95de2841 4352 if (sprom->boardflags_lo & B43_BFL_PACTRL)
e4d6b795 4353 hf |= B43_HF_OFDMPABOOST;
969d15cf
MB		 4354 }
4355 if (phy->radio_ver == 0x2050) {
4356 if (phy->radio_rev == 6)
4357 hf |= B43_HF_4318TSSI;
4358 if (phy->radio_rev < 6)
4359 hf |= B43_HF_VCORECALC;
e4d6b795 4360 }
1cc8f476
MB		 4361 if (sprom->boardflags_lo & B43_BFL_XTAL_NOSLOW)
4362 hf |= B43_HF_DSCRQ; /* Disable slowclock requests from ucode. */
1a77733c 4363#ifdef CONFIG_SSB_DRIVER_PCICORE
8821905c
MB		 4364 if ((bus->bustype == SSB_BUSTYPE_PCI) &&
4365 (bus->pcicore.dev->id.revision <= 10))
4366 hf |= B43_HF_PCISCW; /* PCI slow clock workaround. */
1a77733c 4367#endif
25d3ef59 4368 hf &= ~B43_HF_SKCFPUP;
e4d6b795
MB		 4369 b43_hf_write(dev, hf);
4370
74cfdba7
MB		 4371 b43_set_retry_limits(dev, B43_DEFAULT_SHORT_RETRY_LIMIT,
4372 B43_DEFAULT_LONG_RETRY_LIMIT);
e4d6b795
MB		 4373 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_SFFBLIM, 3);
4374 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_LFFBLIM, 2);
4375
4376 /* Disable sending probe responses from firmware.
4377 * Setting the MaxTime to one usec will always trigger
4378 * a timeout, so we never send any probe resp.
4379 * A timeout of zero is infinite. */
4380 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRMAXTIME, 1);
4381
4382 b43_rate_memory_init(dev);
5042c507 4383 b43_set_phytxctl_defaults(dev);
e4d6b795
MB		 4384
4385 /* Minimum Contention Window */
c5a079f4 4386 if (phy->type == B43_PHYTYPE_B)
e4d6b795 4387 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_MINCONT, 0x1F);
c5a079f4 4388 else
e4d6b795 4389 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_MINCONT, 0xF);
e4d6b795
MB		 4390 /* Maximum Contention Window */
4391 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_MAXCONT, 0x3FF);
4392
dedb1eb9
RM		 4393 if ((dev->sdev->bus->bustype == SSB_BUSTYPE_PCMCIA) ||
4394 (dev->sdev->bus->bustype == SSB_BUSTYPE_SDIO) ||
9e3bd919 4395 dev->use_pio) {
5100d5ac
MB		 4396 dev->__using_pio_transfers = 1;
4397 err = b43_pio_init(dev);
4398 } else {
4399 dev->__using_pio_transfers = 0;
4400 err = b43_dma_init(dev);
4401 }
e4d6b795
MB		 4402 if (err)
4403 goto err_chip_exit;
03b29773 4404 b43_qos_init(dev);
d59f720d 4405 b43_set_synth_pu_delay(dev, 1);
e4d6b795
MB		 4406 b43_bluetooth_coext_enable(dev);
4407
1cc8f476 4408 ssb_bus_powerup(bus, !(sprom->boardflags_lo & B43_BFL_XTAL_NOSLOW));
4150c572 4409 b43_upload_card_macaddress(dev);
e4d6b795 4410 b43_security_init(dev);
e4d6b795 4411
5ab9549a 4412 ieee80211_wake_queues(dev->wl->hw);
e4d6b795
MB		 4413
4414 b43_set_status(dev, B43_STAT_INITIALIZED);
4415
84c164a3
JL		 4416 /* Register HW RNG driver */
4417 b43_rng_init(dev->wl);
4418
1a8d1227 4419out:
e4d6b795
MB		 4420 return err;
4421
ef1a628d 4422err_chip_exit:
e4d6b795 4423 b43_chip_exit(dev);
ef1a628d 4424err_busdown:
e4d6b795
MB		 4425 ssb_bus_may_powerdown(bus);
4426 B43_WARN_ON(b43_status(dev) != B43_STAT_UNINIT);
4427 return err;
4428}
4429
40faacc4 4430static int b43_op_add_interface(struct ieee80211_hw *hw,
1ed32e4f 4431 struct ieee80211_vif *vif)
e4d6b795
MB		 4432{
4433 struct b43_wl *wl = hw_to_b43_wl(hw);
4434 struct b43_wldev *dev;
e4d6b795 4435 int err = -EOPNOTSUPP;
4150c572
JB		 4436
4437 /* TODO: allow WDS/AP devices to coexist */
4438
1ed32e4f
JB		 4439 if (vif->type != NL80211_IFTYPE_AP &&
4440 vif->type != NL80211_IFTYPE_MESH_POINT &&
4441 vif->type != NL80211_IFTYPE_STATION &&
4442 vif->type != NL80211_IFTYPE_WDS &&
4443 vif->type != NL80211_IFTYPE_ADHOC)
4150c572 4444 return -EOPNOTSUPP;
e4d6b795
MB		 4445
4446 mutex_lock(&wl->mutex);
4150c572 4447 if (wl->operating)
e4d6b795
MB		 4448 goto out_mutex_unlock;
4449
1ed32e4f 4450 b43dbg(wl, "Adding Interface type %d\n", vif->type);
e4d6b795
MB		 4451
4452 dev = wl->current_dev;
4150c572 4453 wl->operating = 1;
1ed32e4f
JB		 4454 wl->vif = vif;
4455 wl->if_type = vif->type;
4456 memcpy(wl->mac_addr, vif->addr, ETH_ALEN);
4150c572 4457
4150c572 4458 b43_adjust_opmode(dev);
d59f720d
MB		 4459 b43_set_pretbtt(dev);
4460 b43_set_synth_pu_delay(dev, 0);
4150c572 4461 b43_upload_card_macaddress(dev);
4150c572
JB		 4462
4463 err = 0;
4464 out_mutex_unlock:
4465 mutex_unlock(&wl->mutex);
4466
4467 return err;
4468}
4469
40faacc4 4470static void b43_op_remove_interface(struct ieee80211_hw *hw,
1ed32e4f 4471 struct ieee80211_vif *vif)
4150c572
JB		 4472{
4473 struct b43_wl *wl = hw_to_b43_wl(hw);
4474 struct b43_wldev *dev = wl->current_dev;
4150c572 4475
1ed32e4f 4476 b43dbg(wl, "Removing Interface type %d\n", vif->type);
4150c572
JB		 4477
4478 mutex_lock(&wl->mutex);
4479
4480 B43_WARN_ON(!wl->operating);
1ed32e4f 4481 B43_WARN_ON(wl->vif != vif);
32bfd35d 4482 wl->vif = NULL;
4150c572
JB		 4483
4484 wl->operating = 0;
4485
4150c572
JB		 4486 b43_adjust_opmode(dev);
4487 memset(wl->mac_addr, 0, ETH_ALEN);
4488 b43_upload_card_macaddress(dev);
4150c572
JB		 4489
4490 mutex_unlock(&wl->mutex);
4491}
4492
40faacc4 4493static int b43_op_start(struct ieee80211_hw *hw)
4150c572
JB		 4494{
4495 struct b43_wl *wl = hw_to_b43_wl(hw);
4496 struct b43_wldev *dev = wl->current_dev;
4497 int did_init = 0;
923403b8 4498 int err = 0;
4150c572 4499
7be1bb6b
MB		 4500 /* Kill all old instance specific information to make sure
4501 * the card won't use it in the short timeframe between start
4502 * and mac80211 reconfiguring it. */
4503 memset(wl->bssid, 0, ETH_ALEN);
4504 memset(wl->mac_addr, 0, ETH_ALEN);
4505 wl->filter_flags = 0;
4506 wl->radiotap_enabled = 0;
e6f5b934 4507 b43_qos_clear(wl);
6b4bec01
MB		 4508 wl->beacon0_uploaded = 0;
4509 wl->beacon1_uploaded = 0;
4510 wl->beacon_templates_virgin = 1;
fd4973c5 4511 wl->radio_enabled = 1;
7be1bb6b 4512
4150c572
JB		 4513 mutex_lock(&wl->mutex);
4514
e4d6b795
MB		 4515 if (b43_status(dev) < B43_STAT_INITIALIZED) {
4516 err = b43_wireless_core_init(dev);
f41f3f37 4517 if (err)
e4d6b795
MB		 4518 goto out_mutex_unlock;
4519 did_init = 1;
4520 }
4150c572 4521
e4d6b795
MB		 4522 if (b43_status(dev) < B43_STAT_STARTED) {
4523 err = b43_wireless_core_start(dev);
4524 if (err) {
4525 if (did_init)
4526 b43_wireless_core_exit(dev);
4527 goto out_mutex_unlock;
4528 }
4529 }
4530
f41f3f37
JB		 4531 /* XXX: only do if device doesn't support rfkill irq */
4532 wiphy_rfkill_start_polling(hw->wiphy);
4533
4150c572 4534 out_mutex_unlock:
e4d6b795
MB		 4535 mutex_unlock(&wl->mutex);
4536
4537 return err;
4538}
4539
40faacc4 4540static void b43_op_stop(struct ieee80211_hw *hw)
e4d6b795
MB		 4541{
4542 struct b43_wl *wl = hw_to_b43_wl(hw);
4150c572 4543 struct b43_wldev *dev = wl->current_dev;
e4d6b795 4544
a82d9922 4545 cancel_work_sync(&(wl->beacon_update_trigger));
1a8d1227 4546
e4d6b795 4547 mutex_lock(&wl->mutex);
36dbd954
MB		 4548 if (b43_status(dev) >= B43_STAT_STARTED) {
4549 dev = b43_wireless_core_stop(dev);
4550 if (!dev)
4551 goto out_unlock;
4552 }
4150c572 4553 b43_wireless_core_exit(dev);
fd4973c5 4554 wl->radio_enabled = 0;
36dbd954
MB		 4555
4556out_unlock:
e4d6b795 4557 mutex_unlock(&wl->mutex);
18c8adeb
MB		 4558
4559 cancel_work_sync(&(wl->txpower_adjust_work));
e4d6b795
MB		 4560}
4561
17741cdc
JB		 4562static int b43_op_beacon_set_tim(struct ieee80211_hw *hw,
4563 struct ieee80211_sta *sta, bool set)
e66fee6a
MB		 4564{
4565 struct b43_wl *wl = hw_to_b43_wl(hw);
4566
8f611288 4567 /* FIXME: add locking */
9d139c81 4568 b43_update_templates(wl);
e66fee6a
MB		 4569
4570 return 0;
4571}
4572
38968d09
JB		 4573static void b43_op_sta_notify(struct ieee80211_hw *hw,
4574 struct ieee80211_vif *vif,
4575 enum sta_notify_cmd notify_cmd,
17741cdc 4576 struct ieee80211_sta *sta)
38968d09
JB		 4577{
4578 struct b43_wl *wl = hw_to_b43_wl(hw);
4579
4580 B43_WARN_ON(!vif || wl->vif != vif);
4581}
4582
25d3ef59
MB		 4583static void b43_op_sw_scan_start_notifier(struct ieee80211_hw *hw)
4584{
4585 struct b43_wl *wl = hw_to_b43_wl(hw);
4586 struct b43_wldev *dev;
4587
4588 mutex_lock(&wl->mutex);
4589 dev = wl->current_dev;
4590 if (dev && (b43_status(dev) >= B43_STAT_INITIALIZED)) {
4591 /* Disable CFP update during scan on other channels. */
4592 b43_hf_write(dev, b43_hf_read(dev) | B43_HF_SKCFPUP);
4593 }
4594 mutex_unlock(&wl->mutex);
4595}
4596
4597static void b43_op_sw_scan_complete_notifier(struct ieee80211_hw *hw)
4598{
4599 struct b43_wl *wl = hw_to_b43_wl(hw);
4600 struct b43_wldev *dev;
4601
4602 mutex_lock(&wl->mutex);
4603 dev = wl->current_dev;
4604 if (dev && (b43_status(dev) >= B43_STAT_INITIALIZED)) {
4605 /* Re-enable CFP update. */
4606 b43_hf_write(dev, b43_hf_read(dev) & ~B43_HF_SKCFPUP);
4607 }
4608 mutex_unlock(&wl->mutex);
4609}
4610
354b4f04
JL		 4611static int b43_op_get_survey(struct ieee80211_hw *hw, int idx,
4612 struct survey_info *survey)
4613{
4614 struct b43_wl *wl = hw_to_b43_wl(hw);
4615 struct b43_wldev *dev = wl->current_dev;
4616 struct ieee80211_conf *conf = &hw->conf;
4617
4618 if (idx != 0)
4619 return -ENOENT;
4620
4621 survey->channel = conf->channel;
4622 survey->filled = SURVEY_INFO_NOISE_DBM;
4623 survey->noise = dev->stats.link_noise;
4624
4625 return 0;
4626}
4627
e4d6b795 4628static const struct ieee80211_ops b43_hw_ops = {
40faacc4
MB		 4629 .tx = b43_op_tx,
4630 .conf_tx = b43_op_conf_tx,
4631 .add_interface = b43_op_add_interface,
4632 .remove_interface = b43_op_remove_interface,
4633 .config = b43_op_config,
c7ab5ef9 4634 .bss_info_changed = b43_op_bss_info_changed,
40faacc4
MB		 4635 .configure_filter = b43_op_configure_filter,
4636 .set_key = b43_op_set_key,
035d0243 4637 .update_tkip_key = b43_op_update_tkip_key,
40faacc4 4638 .get_stats = b43_op_get_stats,
08e87a83
AF		 4639 .get_tsf = b43_op_get_tsf,
4640 .set_tsf = b43_op_set_tsf,
40faacc4
MB		 4641 .start = b43_op_start,
4642 .stop = b43_op_stop,
e66fee6a 4643 .set_tim = b43_op_beacon_set_tim,
38968d09 4644 .sta_notify = b43_op_sta_notify,
25d3ef59
MB		 4645 .sw_scan_start = b43_op_sw_scan_start_notifier,
4646 .sw_scan_complete = b43_op_sw_scan_complete_notifier,
354b4f04 4647 .get_survey = b43_op_get_survey,
f41f3f37 4648 .rfkill_poll = b43_rfkill_poll,
e4d6b795
MB		 4649};
4650
4651/* Hard-reset the chip. Do not call this directly.
4652 * Use b43_controller_restart()
4653 */
4654static void b43_chip_reset(struct work_struct *work)
4655{
4656 struct b43_wldev *dev =
4657 container_of(work, struct b43_wldev, restart_work);
4658 struct b43_wl *wl = dev->wl;
4659 int err = 0;
4660 int prev_status;
4661
4662 mutex_lock(&wl->mutex);
4663
4664 prev_status = b43_status(dev);
4665 /* Bring the device down... */
36dbd954
MB		 4666 if (prev_status >= B43_STAT_STARTED) {
4667 dev = b43_wireless_core_stop(dev);
4668 if (!dev) {
4669 err = -ENODEV;
4670 goto out;
4671 }
4672 }
e4d6b795
MB		 4673 if (prev_status >= B43_STAT_INITIALIZED)
4674 b43_wireless_core_exit(dev);
4675
4676 /* ...and up again. */
4677 if (prev_status >= B43_STAT_INITIALIZED) {
4678 err = b43_wireless_core_init(dev);
4679 if (err)
4680 goto out;
4681 }
4682 if (prev_status >= B43_STAT_STARTED) {
4683 err = b43_wireless_core_start(dev);
4684 if (err) {
4685 b43_wireless_core_exit(dev);
4686 goto out;
4687 }
4688 }
3bf0a32e
MB		 4689out:
4690 if (err)
4691 wl->current_dev = NULL; /* Failed to init the dev. */
e4d6b795
MB		 4692 mutex_unlock(&wl->mutex);
4693 if (err)
4694 b43err(wl, "Controller restart FAILED\n");
4695 else
4696 b43info(wl, "Controller restarted\n");
4697}
4698
bb1eeff1 4699static int b43_setup_bands(struct b43_wldev *dev,
96c755a3 4700 bool have_2ghz_phy, bool have_5ghz_phy)
e4d6b795
MB		 4701{
4702 struct ieee80211_hw *hw = dev->wl->hw;
e4d6b795 4703
bb1eeff1
MB		 4704 if (have_2ghz_phy)
4705 hw->wiphy->bands[IEEE80211_BAND_2GHZ] = &b43_band_2GHz;
4706 if (dev->phy.type == B43_PHYTYPE_N) {
4707 if (have_5ghz_phy)
4708 hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &b43_band_5GHz_nphy;
4709 } else {
4710 if (have_5ghz_phy)
4711 hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &b43_band_5GHz_aphy;
4712 }
96c755a3 4713
bb1eeff1
MB		 4714 dev->phy.supports_2ghz = have_2ghz_phy;
4715 dev->phy.supports_5ghz = have_5ghz_phy;
e4d6b795
MB		 4716
4717 return 0;
4718}
4719
4720static void b43_wireless_core_detach(struct b43_wldev *dev)
4721{
4722 /* We release firmware that late to not be required to re-request
4723 * is all the time when we reinit the core. */
4724 b43_release_firmware(dev);
fb11137a 4725 b43_phy_free(dev);
e4d6b795
MB		 4726}
4727
4728static int b43_wireless_core_attach(struct b43_wldev *dev)
4729{
4730 struct b43_wl *wl = dev->wl;
dedb1eb9 4731 struct ssb_bus *bus = dev->sdev->bus;
899110fe 4732 struct pci_dev *pdev = (bus->bustype == SSB_BUSTYPE_PCI) ? bus->host_pci : NULL;
e4d6b795 4733 int err;
96c755a3 4734 bool have_2ghz_phy = 0, have_5ghz_phy = 0;
e4d6b795
MB		 4735 u32 tmp;
4736
4737 /* Do NOT do any device initialization here.
4738 * Do it in wireless_core_init() instead.
4739 * This function is for gathering basic information about the HW, only.
4740 * Also some structs may be set up here. But most likely you want to have
4741 * that in core_init(), too.
4742 */
4743
4744 err = ssb_bus_powerup(bus, 0);
4745 if (err) {
4746 b43err(wl, "Bus powerup failed\n");
4747 goto out;
4748 }
4749 /* Get the PHY type. */
dedb1eb9 4750 if (dev->sdev->id.revision >= 5) {
e4d6b795
MB		 4751 u32 tmshigh;
4752
dedb1eb9 4753 tmshigh = ssb_read32(dev->sdev, SSB_TMSHIGH);
96c755a3
MB		 4754 have_2ghz_phy = !!(tmshigh & B43_TMSHIGH_HAVE_2GHZ_PHY);
4755 have_5ghz_phy = !!(tmshigh & B43_TMSHIGH_HAVE_5GHZ_PHY);
e4d6b795 4756 } else
96c755a3 4757 B43_WARN_ON(1);
e4d6b795 4758
96c755a3 4759 dev->phy.gmode = have_2ghz_phy;
fd4973c5 4760 dev->phy.radio_on = 1;
e4d6b795
MB		 4761 tmp = dev->phy.gmode ? B43_TMSLOW_GMODE : 0;
4762 b43_wireless_core_reset(dev, tmp);
4763
4764 err = b43_phy_versioning(dev);
4765 if (err)
21954c36 4766 goto err_powerdown;
e4d6b795
MB		 4767 /* Check if this device supports multiband. */
4768 if (!pdev ||
4769 (pdev->device != 0x4312 &&
4770 pdev->device != 0x4319 && pdev->device != 0x4324)) {
4771 /* No multiband support. */
96c755a3
MB		 4772 have_2ghz_phy = 0;
4773 have_5ghz_phy = 0;
e4d6b795
MB		 4774 switch (dev->phy.type) {
4775 case B43_PHYTYPE_A:
96c755a3 4776 have_5ghz_phy = 1;
e4d6b795 4777 break;
9d86a2d5 4778 case B43_PHYTYPE_LP: //FIXME not always!
86b2892a 4779#if 0 //FIXME enabling 5GHz causes a NULL pointer dereference
9d86a2d5 4780 have_5ghz_phy = 1;
86b2892a 4781#endif
e4d6b795 4782 case B43_PHYTYPE_G:
96c755a3
MB		 4783 case B43_PHYTYPE_N:
4784 have_2ghz_phy = 1;
e4d6b795
MB		 4785 break;
4786 default:
4787 B43_WARN_ON(1);
4788 }
4789 }
96c755a3
MB		 4790 if (dev->phy.type == B43_PHYTYPE_A) {
4791 /* FIXME */
4792 b43err(wl, "IEEE 802.11a devices are unsupported\n");
4793 err = -EOPNOTSUPP;
4794 goto err_powerdown;
4795 }
2e35af14
MB		 4796 if (1 /* disable A-PHY */) {
4797 /* FIXME: For now we disable the A-PHY on multi-PHY devices. */
9d86a2d5
GS		 4798 if (dev->phy.type != B43_PHYTYPE_N &&
4799 dev->phy.type != B43_PHYTYPE_LP) {
2e35af14
MB		 4800 have_2ghz_phy = 1;
4801 have_5ghz_phy = 0;
4802 }
4803 }
4804
fb11137a
MB		 4805 err = b43_phy_allocate(dev);
4806 if (err)
4807 goto err_powerdown;
4808
96c755a3 4809 dev->phy.gmode = have_2ghz_phy;
e4d6b795
MB		 4810 tmp = dev->phy.gmode ? B43_TMSLOW_GMODE : 0;
4811 b43_wireless_core_reset(dev, tmp);
4812
4813 err = b43_validate_chipaccess(dev);
4814 if (err)
fb11137a 4815 goto err_phy_free;
bb1eeff1 4816 err = b43_setup_bands(dev, have_2ghz_phy, have_5ghz_phy);
e4d6b795 4817 if (err)
fb11137a 4818 goto err_phy_free;
e4d6b795
MB		 4819
4820 /* Now set some default "current_dev" */
4821 if (!wl->current_dev)
4822 wl->current_dev = dev;
4823 INIT_WORK(&dev->restart_work, b43_chip_reset);
4824
cb24f57f 4825 dev->phy.ops->switch_analog(dev, 0);
dedb1eb9 4826 ssb_device_disable(dev->sdev, 0);
e4d6b795
MB		 4827 ssb_bus_may_powerdown(bus);
4828
4829out:
4830 return err;
4831
fb11137a
MB		 4832err_phy_free:
4833 b43_phy_free(dev);
e4d6b795
MB		 4834err_powerdown:
4835 ssb_bus_may_powerdown(bus);
4836 return err;
4837}
4838
4839static void b43_one_core_detach(struct ssb_device *dev)
4840{
4841 struct b43_wldev *wldev;
4842 struct b43_wl *wl;
4843
3bf0a32e
MB		 4844 /* Do not cancel ieee80211-workqueue based work here.
4845 * See comment in b43_remove(). */
4846
e4d6b795
MB		 4847 wldev = ssb_get_drvdata(dev);
4848 wl = wldev->wl;
e4d6b795
MB		 4849 b43_debugfs_remove_device(wldev);
4850 b43_wireless_core_detach(wldev);
4851 list_del(&wldev->list);
4852 wl->nr_devs--;
4853 ssb_set_drvdata(dev, NULL);
4854 kfree(wldev);
4855}
4856
4857static int b43_one_core_attach(struct ssb_device *dev, struct b43_wl *wl)
4858{
4859 struct b43_wldev *wldev;
e4d6b795
MB		 4860 int err = -ENOMEM;
4861
e4d6b795
MB		 4862 wldev = kzalloc(sizeof(*wldev), GFP_KERNEL);
4863 if (!wldev)
4864 goto out;
4865
9e3bd919 4866 wldev->use_pio = b43_modparam_pio;
dedb1eb9 4867 wldev->sdev = dev;
e4d6b795
MB		 4868 wldev->wl = wl;
4869 b43_set_status(wldev, B43_STAT_UNINIT);
4870 wldev->bad_frames_preempt = modparam_bad_frames_preempt;
e4d6b795
MB		 4871 INIT_LIST_HEAD(&wldev->list);
4872
4873 err = b43_wireless_core_attach(wldev);
4874 if (err)
4875 goto err_kfree_wldev;
4876
4877 list_add(&wldev->list, &wl->devlist);
4878 wl->nr_devs++;
4879 ssb_set_drvdata(dev, wldev);
4880 b43_debugfs_add_device(wldev);
4881
4882 out:
4883 return err;
4884
4885 err_kfree_wldev:
4886 kfree(wldev);
4887 return err;
4888}
4889
9fc38458
MB		 4890#define IS_PDEV(pdev, _vendor, _device, _subvendor, _subdevice) ( \
4891 (pdev->vendor == PCI_VENDOR_ID_##_vendor) && \
4892 (pdev->device == _device) && \
4893 (pdev->subsystem_vendor == PCI_VENDOR_ID_##_subvendor) && \
4894 (pdev->subsystem_device == _subdevice) )
4895
e4d6b795
MB		 4896static void b43_sprom_fixup(struct ssb_bus *bus)
4897{
1855ba78
MB		 4898 struct pci_dev *pdev;
4899
e4d6b795
MB		 4900 /* boardflags workarounds */
4901 if (bus->boardinfo.vendor == SSB_BOARDVENDOR_DELL &&
4902 bus->chip_id == 0x4301 && bus->boardinfo.rev == 0x74)
95de2841 4903 bus->sprom.boardflags_lo |= B43_BFL_BTCOEXIST;
e4d6b795
MB		 4904 if (bus->boardinfo.vendor == PCI_VENDOR_ID_APPLE &&
4905 bus->boardinfo.type == 0x4E && bus->boardinfo.rev > 0x40)
95de2841 4906 bus->sprom.boardflags_lo |= B43_BFL_PACTRL;
1855ba78
MB		 4907 if (bus->bustype == SSB_BUSTYPE_PCI) {
4908 pdev = bus->host_pci;
9fc38458 4909 if (IS_PDEV(pdev, BROADCOM, 0x4318, ASUSTEK, 0x100F) ||
430cd47f 4910 IS_PDEV(pdev, BROADCOM, 0x4320, DELL, 0x0003) ||
570bdfb1 4911 IS_PDEV(pdev, BROADCOM, 0x4320, HP, 0x12f8) ||
9fc38458 4912 IS_PDEV(pdev, BROADCOM, 0x4320, LINKSYS, 0x0015) ||
a58d4522 4913 IS_PDEV(pdev, BROADCOM, 0x4320, LINKSYS, 0x0014) ||
3bb91bff
LF		 4914 IS_PDEV(pdev, BROADCOM, 0x4320, LINKSYS, 0x0013) ||
4915 IS_PDEV(pdev, BROADCOM, 0x4320, MOTOROLA, 0x7010))
1855ba78
MB		 4916 bus->sprom.boardflags_lo &= ~B43_BFL_BTCOEXIST;
4917 }
e4d6b795
MB		 4918}
4919
4920static void b43_wireless_exit(struct ssb_device *dev, struct b43_wl *wl)
4921{
4922 struct ieee80211_hw *hw = wl->hw;
4923
4924 ssb_set_devtypedata(dev, NULL);
4925 ieee80211_free_hw(hw);
4926}
4927
4928static int b43_wireless_init(struct ssb_device *dev)
4929{
4930 struct ssb_sprom *sprom = &dev->bus->sprom;
4931 struct ieee80211_hw *hw;
4932 struct b43_wl *wl;
4933 int err = -ENOMEM;
4934
4935 b43_sprom_fixup(dev->bus);
4936
4937 hw = ieee80211_alloc_hw(sizeof(*wl), &b43_hw_ops);
4938 if (!hw) {
4939 b43err(NULL, "Could not allocate ieee80211 device\n");
4940 goto out;
4941 }
403a3a13 4942 wl = hw_to_b43_wl(hw);
e4d6b795
MB		 4943
4944 /* fill hw info */
605a0bd6 4945 hw->flags = IEEE80211_HW_RX_INCLUDES_FCS |
f5c044e5 4946 IEEE80211_HW_SIGNAL_DBM;
566bfe5a 4947
f59ac048
LR		 4948 hw->wiphy->interface_modes =
4949 BIT(NL80211_IFTYPE_AP) |
4950 BIT(NL80211_IFTYPE_MESH_POINT) |
4951 BIT(NL80211_IFTYPE_STATION) |
4952 BIT(NL80211_IFTYPE_WDS) |
4953 BIT(NL80211_IFTYPE_ADHOC);
4954
403a3a13
MB		 4955 hw->queues = modparam_qos ? 4 : 1;
4956 wl->mac80211_initially_registered_queues = hw->queues;
e6a9854b 4957 hw->max_rates = 2;
e4d6b795 4958 SET_IEEE80211_DEV(hw, dev->dev);
95de2841
LF		 4959 if (is_valid_ether_addr(sprom->et1mac))
4960 SET_IEEE80211_PERM_ADDR(hw, sprom->et1mac);
e4d6b795 4961 else
95de2841 4962 SET_IEEE80211_PERM_ADDR(hw, sprom->il0mac);
e4d6b795 4963
403a3a13 4964 /* Initialize struct b43_wl */
e4d6b795 4965 wl->hw = hw;
e4d6b795 4966 mutex_init(&wl->mutex);
36dbd954 4967 spin_lock_init(&wl->hardirq_lock);
e4d6b795 4968 INIT_LIST_HEAD(&wl->devlist);
a82d9922 4969 INIT_WORK(&wl->beacon_update_trigger, b43_beacon_update_trigger_work);
18c8adeb 4970 INIT_WORK(&wl->txpower_adjust_work, b43_phy_txpower_adjust_work);
f5d40eed
MB		 4971 INIT_WORK(&wl->tx_work, b43_tx_work);
4972 skb_queue_head_init(&wl->tx_queue);
e4d6b795
MB		 4973
4974 ssb_set_devtypedata(dev, wl);
060210f9
MB		 4975 b43info(wl, "Broadcom %04X WLAN found (core revision %u)\n",
4976 dev->bus->chip_id, dev->id.revision);
e4d6b795 4977 err = 0;
060210f9 4978out:
e4d6b795
MB		 4979 return err;
4980}
4981
5ee9c6af 4982static int b43_ssb_probe(struct ssb_device *dev, const struct ssb_device_id *id)
e4d6b795
MB		 4983{
4984 struct b43_wl *wl;
4985 int err;
4986 int first = 0;
4987
4988 wl = ssb_get_devtypedata(dev);
4989 if (!wl) {
4990 /* Probing the first core. Must setup common struct b43_wl */
4991 first = 1;
4992 err = b43_wireless_init(dev);
4993 if (err)
4994 goto out;
4995 wl = ssb_get_devtypedata(dev);
4996 B43_WARN_ON(!wl);
4997 }
4998 err = b43_one_core_attach(dev, wl);
4999 if (err)
5000 goto err_wireless_exit;
5001
5002 if (first) {
5003 err = ieee80211_register_hw(wl->hw);
5004 if (err)
5005 goto err_one_core_detach;
a78b3bb2 5006 b43_leds_register(wl->current_dev);
e4d6b795
MB		 5007 }
5008
5009 out:
5010 return err;
5011
5012 err_one_core_detach:
5013 b43_one_core_detach(dev);
5014 err_wireless_exit:
5015 if (first)
5016 b43_wireless_exit(dev, wl);
5017 return err;
5018}
5019
5ee9c6af 5020static void b43_ssb_remove(struct ssb_device *dev)
e4d6b795
MB		 5021{
5022 struct b43_wl *wl = ssb_get_devtypedata(dev);
5023 struct b43_wldev *wldev = ssb_get_drvdata(dev);
5024
3bf0a32e
MB		 5025 /* We must cancel any work here before unregistering from ieee80211,
5026 * as the ieee80211 unreg will destroy the workqueue. */
5027 cancel_work_sync(&wldev->restart_work);
5028
e4d6b795 5029 B43_WARN_ON(!wl);
403a3a13
MB		 5030 if (wl->current_dev == wldev) {
5031 /* Restore the queues count before unregistering, because firmware detect
5032 * might have modified it. Restoring is important, so the networking
5033 * stack can properly free resources. */
5034 wl->hw->queues = wl->mac80211_initially_registered_queues;
82905ace 5035 b43_leds_stop(wldev);
e4d6b795 5036 ieee80211_unregister_hw(wl->hw);
403a3a13 5037 }
e4d6b795
MB		 5038
5039 b43_one_core_detach(dev);
5040
5041 if (list_empty(&wl->devlist)) {
727c9885 5042 b43_leds_unregister(wl);
e4d6b795
MB		 5043 /* Last core on the chip unregistered.
5044 * We can destroy common struct b43_wl.
5045 */
5046 b43_wireless_exit(dev, wl);
5047 }
5048}
5049
5050/* Perform a hardware reset. This can be called from any context. */
5051void b43_controller_restart(struct b43_wldev *dev, const char *reason)
5052{
5053 /* Must avoid requeueing, if we are in shutdown. */
5054 if (b43_status(dev) < B43_STAT_INITIALIZED)
5055 return;
5056 b43info(dev->wl, "Controller RESET (%s) ...\n", reason);
42935eca 5057 ieee80211_queue_work(dev->wl->hw, &dev->restart_work);
e4d6b795
MB		 5058}
5059
e4d6b795
MB		 5060static struct ssb_driver b43_ssb_driver = {
5061 .name = KBUILD_MODNAME,
5062 .id_table = b43_ssb_tbl,
5ee9c6af
RM		 5063 .probe = b43_ssb_probe,
5064 .remove = b43_ssb_remove,
e4d6b795
MB		 5065};
5066
26bc783f
MB		 5067static void b43_print_driverinfo(void)
5068{
5069 const char *feat_pci = "", *feat_pcmcia = "", *feat_nphy = "",
3dbba8e2 5070 *feat_leds = "", *feat_sdio = "";
26bc783f
MB		 5071
5072#ifdef CONFIG_B43_PCI_AUTOSELECT
5073 feat_pci = "P";
5074#endif
5075#ifdef CONFIG_B43_PCMCIA
5076 feat_pcmcia = "M";
5077#endif
692d2c0f 5078#ifdef CONFIG_B43_PHY_N
26bc783f
MB		 5079 feat_nphy = "N";
5080#endif
5081#ifdef CONFIG_B43_LEDS
5082 feat_leds = "L";
3dbba8e2
AH		 5083#endif
5084#ifdef CONFIG_B43_SDIO
5085 feat_sdio = "S";
26bc783f
MB		 5086#endif
5087 printk(KERN_INFO "Broadcom 43xx driver loaded "
3dbba8e2 5088 "[ Features: %s%s%s%s%s, Firmware-ID: "
26bc783f
MB		 5089 B43_SUPPORTED_FIRMWARE_ID " ]\n",
5090 feat_pci, feat_pcmcia, feat_nphy,
3dbba8e2 5091 feat_leds, feat_sdio);
26bc783f
MB		 5092}
5093
e4d6b795
MB		 5094static int __init b43_init(void)
5095{
5096 int err;
5097
5098 b43_debugfs_init();
5099 err = b43_pcmcia_init();
5100 if (err)
5101 goto err_dfs_exit;
3dbba8e2 5102 err = b43_sdio_init();
e4d6b795
MB		 5103 if (err)
5104 goto err_pcmcia_exit;
3dbba8e2
AH		 5105 err = ssb_driver_register(&b43_ssb_driver);
5106 if (err)
5107 goto err_sdio_exit;
26bc783f 5108 b43_print_driverinfo();
e4d6b795
MB		 5109
5110 return err;
5111
3dbba8e2
AH		 5112err_sdio_exit:
5113 b43_sdio_exit();
e4d6b795
MB		 5114err_pcmcia_exit:
5115 b43_pcmcia_exit();
5116err_dfs_exit:
5117 b43_debugfs_exit();
5118 return err;
5119}
5120
5121static void __exit b43_exit(void)
5122{
5123 ssb_driver_unregister(&b43_ssb_driver);
3dbba8e2 5124 b43_sdio_exit();
e4d6b795
MB		 5125 b43_pcmcia_exit();
5126 b43_debugfs_exit();
5127}
5128
5129module_init(b43_init)
5130module_exit(b43_exit)
kernel source for telekom puls (alcatel/mediatek)