Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /*------------------------------------------------------------------------ |
2 | . smc91x.h - macros for SMSC's 91C9x/91C1xx single-chip Ethernet device. | |
3 | . | |
4 | . Copyright (C) 1996 by Erik Stahlman | |
5 | . Copyright (C) 2001 Standard Microsystems Corporation | |
6 | . Developed by Simple Network Magic Corporation | |
7 | . Copyright (C) 2003 Monta Vista Software, Inc. | |
8 | . Unified SMC91x driver by Nicolas Pitre | |
9 | . | |
10 | . This program is free software; you can redistribute it and/or modify | |
11 | . it under the terms of the GNU General Public License as published by | |
12 | . the Free Software Foundation; either version 2 of the License, or | |
13 | . (at your option) any later version. | |
14 | . | |
15 | . This program is distributed in the hope that it will be useful, | |
16 | . but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | . MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | . GNU General Public License for more details. | |
19 | . | |
20 | . You should have received a copy of the GNU General Public License | |
21 | . along with this program; if not, write to the Free Software | |
22 | . Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
23 | . | |
24 | . Information contained in this file was obtained from the LAN91C111 | |
25 | . manual from SMC. To get a copy, if you really want one, you can find | |
26 | . information under www.smsc.com. | |
27 | . | |
28 | . Authors | |
29 | . Erik Stahlman <erik@vt.edu> | |
30 | . Daris A Nevil <dnevil@snmc.com> | |
31 | . Nicolas Pitre <nico@cam.org> | |
32 | . | |
33 | ---------------------------------------------------------------------------*/ | |
34 | #ifndef _SMC91X_H_ | |
35 | #define _SMC91X_H_ | |
36 | ||
3e947943 | 37 | #include <linux/smc91x.h> |
1da177e4 LT |
38 | |
39 | /* | |
40 | * Define your architecture specific bus configuration parameters here. | |
41 | */ | |
42 | ||
38fd6c38 | 43 | #if defined(CONFIG_ARCH_LUBBOCK) ||\ |
88c36eb7 | 44 | defined(CONFIG_MACH_MAINSTONE) ||\ |
e1719da6 | 45 | defined(CONFIG_MACH_ZYLONITE) ||\ |
175ff20f | 46 | defined(CONFIG_MACH_LITTLETON) ||\ |
a6b993c6 | 47 | defined(CONFIG_MACH_ZYLONITE2) ||\ |
80153d1b JC |
48 | defined(CONFIG_ARCH_VIPER) ||\ |
49 | defined(CONFIG_MACH_STARGATE2) | |
1da177e4 | 50 | |
38fd6c38 EM |
51 | #include <asm/mach-types.h> |
52 | ||
53 | /* Now the bus width is specified in the platform data | |
54 | * pretend here to support all I/O access types | |
55 | */ | |
56 | #define SMC_CAN_USE_8BIT 1 | |
1da177e4 | 57 | #define SMC_CAN_USE_16BIT 1 |
38fd6c38 | 58 | #define SMC_CAN_USE_32BIT 1 |
1da177e4 LT |
59 | #define SMC_NOWAIT 1 |
60 | ||
3aed74cd | 61 | #define SMC_IO_SHIFT (lp->io_shift) |
1da177e4 | 62 | |
38fd6c38 | 63 | #define SMC_inb(a, r) readb((a) + (r)) |
1da177e4 | 64 | #define SMC_inw(a, r) readw((a) + (r)) |
38fd6c38 EM |
65 | #define SMC_inl(a, r) readl((a) + (r)) |
66 | #define SMC_outb(v, a, r) writeb(v, (a) + (r)) | |
67 | #define SMC_outl(v, a, r) writel(v, (a) + (r)) | |
1da177e4 LT |
68 | #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l) |
69 | #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l) | |
38fd6c38 EM |
70 | #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l) |
71 | #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l) | |
e7b3dc7e | 72 | #define SMC_IRQ_FLAGS (-1) /* from resource */ |
1da177e4 | 73 | |
38fd6c38 EM |
74 | /* We actually can't write halfwords properly if not word aligned */ |
75 | static inline void SMC_outw(u16 val, void __iomem *ioaddr, int reg) | |
76 | { | |
80153d1b | 77 | if ((machine_is_mainstone() || machine_is_stargate2()) && reg & 2) { |
38fd6c38 EM |
78 | unsigned int v = val << 16; |
79 | v |= readl(ioaddr + (reg & ~2)) & 0xffff; | |
80 | writel(v, ioaddr + (reg & ~2)); | |
81 | } else { | |
82 | writew(val, ioaddr + reg); | |
83 | } | |
84 | } | |
85 | ||
95af9feb | 86 | #elif defined(CONFIG_BLACKFIN) |
0851a284 WB |
87 | |
88 | #define SMC_IRQ_FLAGS IRQF_TRIGGER_HIGH | |
c5760abd JCR |
89 | #define RPC_LSA_DEFAULT RPC_LED_100_10 |
90 | #define RPC_LSB_DEFAULT RPC_LED_TX_RX | |
0851a284 | 91 | |
0851a284 WB |
92 | #define SMC_CAN_USE_8BIT 0 |
93 | #define SMC_CAN_USE_16BIT 1 | |
a61fc1e9 | 94 | # if defined(CONFIG_BF561) |
0851a284 | 95 | #define SMC_CAN_USE_32BIT 1 |
0851a284 | 96 | # else |
0851a284 | 97 | #define SMC_CAN_USE_32BIT 0 |
a61fc1e9 | 98 | # endif |
0851a284 WB |
99 | #define SMC_IO_SHIFT 0 |
100 | #define SMC_NOWAIT 1 | |
101 | #define SMC_USE_BFIN_DMA 0 | |
102 | ||
a61fc1e9 MF |
103 | #define SMC_inw(a, r) readw((a) + (r)) |
104 | #define SMC_outw(v, a, r) writew(v, (a) + (r)) | |
105 | #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l) | |
106 | #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l) | |
107 | # if SMC_CAN_USE_32BIT | |
108 | #define SMC_inl(a, r) readl((a) + (r)) | |
109 | #define SMC_outl(v, a, r) writel(v, (a) + (r)) | |
110 | #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l) | |
111 | #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l) | |
0851a284 | 112 | # endif |
a61fc1e9 | 113 | |
1da177e4 LT |
114 | #elif defined(CONFIG_REDWOOD_5) || defined(CONFIG_REDWOOD_6) |
115 | ||
116 | /* We can only do 16-bit reads and writes in the static memory space. */ | |
117 | #define SMC_CAN_USE_8BIT 0 | |
118 | #define SMC_CAN_USE_16BIT 1 | |
119 | #define SMC_CAN_USE_32BIT 0 | |
120 | #define SMC_NOWAIT 1 | |
121 | ||
122 | #define SMC_IO_SHIFT 0 | |
123 | ||
124 | #define SMC_inw(a, r) in_be16((volatile u16 *)((a) + (r))) | |
125 | #define SMC_outw(v, a, r) out_be16((volatile u16 *)((a) + (r)), v) | |
126 | #define SMC_insw(a, r, p, l) \ | |
127 | do { \ | |
128 | unsigned long __port = (a) + (r); \ | |
129 | u16 *__p = (u16 *)(p); \ | |
130 | int __l = (l); \ | |
131 | insw(__port, __p, __l); \ | |
132 | while (__l > 0) { \ | |
133 | *__p = swab16(*__p); \ | |
134 | __p++; \ | |
135 | __l--; \ | |
136 | } \ | |
137 | } while (0) | |
138 | #define SMC_outsw(a, r, p, l) \ | |
139 | do { \ | |
140 | unsigned long __port = (a) + (r); \ | |
141 | u16 *__p = (u16 *)(p); \ | |
142 | int __l = (l); \ | |
143 | while (__l > 0) { \ | |
144 | /* Believe it or not, the swab isn't needed. */ \ | |
145 | outw( /* swab16 */ (*__p++), __port); \ | |
146 | __l--; \ | |
147 | } \ | |
148 | } while (0) | |
9ded96f2 | 149 | #define SMC_IRQ_FLAGS (0) |
1da177e4 LT |
150 | |
151 | #elif defined(CONFIG_SA1100_PLEB) | |
152 | /* We can only do 16-bit reads and writes in the static memory space. */ | |
153 | #define SMC_CAN_USE_8BIT 1 | |
154 | #define SMC_CAN_USE_16BIT 1 | |
155 | #define SMC_CAN_USE_32BIT 0 | |
156 | #define SMC_IO_SHIFT 0 | |
157 | #define SMC_NOWAIT 1 | |
158 | ||
1cf99be5 RK |
159 | #define SMC_inb(a, r) readb((a) + (r)) |
160 | #define SMC_insb(a, r, p, l) readsb((a) + (r), p, (l)) | |
161 | #define SMC_inw(a, r) readw((a) + (r)) | |
162 | #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l) | |
163 | #define SMC_outb(v, a, r) writeb(v, (a) + (r)) | |
164 | #define SMC_outsb(a, r, p, l) writesb((a) + (r), p, (l)) | |
165 | #define SMC_outw(v, a, r) writew(v, (a) + (r)) | |
166 | #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l) | |
1da177e4 | 167 | |
e7b3dc7e | 168 | #define SMC_IRQ_FLAGS (-1) |
1da177e4 LT |
169 | |
170 | #elif defined(CONFIG_SA1100_ASSABET) | |
171 | ||
a09e64fb | 172 | #include <mach/neponset.h> |
1da177e4 LT |
173 | |
174 | /* We can only do 8-bit reads and writes in the static memory space. */ | |
175 | #define SMC_CAN_USE_8BIT 1 | |
176 | #define SMC_CAN_USE_16BIT 0 | |
177 | #define SMC_CAN_USE_32BIT 0 | |
178 | #define SMC_NOWAIT 1 | |
179 | ||
180 | /* The first two address lines aren't connected... */ | |
181 | #define SMC_IO_SHIFT 2 | |
182 | ||
183 | #define SMC_inb(a, r) readb((a) + (r)) | |
184 | #define SMC_outb(v, a, r) writeb(v, (a) + (r)) | |
185 | #define SMC_insb(a, r, p, l) readsb((a) + (r), p, (l)) | |
186 | #define SMC_outsb(a, r, p, l) writesb((a) + (r), p, (l)) | |
e7b3dc7e | 187 | #define SMC_IRQ_FLAGS (-1) /* from resource */ |
1da177e4 | 188 | |
4a29f396 AR |
189 | #elif defined(CONFIG_MACH_LOGICPD_PXA270) \ |
190 | || defined(CONFIG_MACH_NOMADIK_8815NHK) | |
b0348b90 LB |
191 | |
192 | #define SMC_CAN_USE_8BIT 0 | |
193 | #define SMC_CAN_USE_16BIT 1 | |
194 | #define SMC_CAN_USE_32BIT 0 | |
195 | #define SMC_IO_SHIFT 0 | |
196 | #define SMC_NOWAIT 1 | |
b0348b90 | 197 | |
b0348b90 | 198 | #define SMC_inw(a, r) readw((a) + (r)) |
b0348b90 | 199 | #define SMC_outw(v, a, r) writew(v, (a) + (r)) |
b0348b90 LB |
200 | #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l) |
201 | #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l) | |
202 | ||
1da177e4 | 203 | #elif defined(CONFIG_ARCH_INNOKOM) || \ |
1da177e4 | 204 | defined(CONFIG_ARCH_PXA_IDP) || \ |
4f15a980 RS |
205 | defined(CONFIG_ARCH_RAMSES) || \ |
206 | defined(CONFIG_ARCH_PCM027) | |
1da177e4 LT |
207 | |
208 | #define SMC_CAN_USE_8BIT 1 | |
209 | #define SMC_CAN_USE_16BIT 1 | |
210 | #define SMC_CAN_USE_32BIT 1 | |
211 | #define SMC_IO_SHIFT 0 | |
212 | #define SMC_NOWAIT 1 | |
213 | #define SMC_USE_PXA_DMA 1 | |
214 | ||
215 | #define SMC_inb(a, r) readb((a) + (r)) | |
216 | #define SMC_inw(a, r) readw((a) + (r)) | |
217 | #define SMC_inl(a, r) readl((a) + (r)) | |
218 | #define SMC_outb(v, a, r) writeb(v, (a) + (r)) | |
219 | #define SMC_outl(v, a, r) writel(v, (a) + (r)) | |
220 | #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l) | |
221 | #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l) | |
e7b3dc7e | 222 | #define SMC_IRQ_FLAGS (-1) /* from resource */ |
1da177e4 LT |
223 | |
224 | /* We actually can't write halfwords properly if not word aligned */ | |
225 | static inline void | |
eb1d6988 | 226 | SMC_outw(u16 val, void __iomem *ioaddr, int reg) |
1da177e4 LT |
227 | { |
228 | if (reg & 2) { | |
229 | unsigned int v = val << 16; | |
230 | v |= readl(ioaddr + (reg & ~2)) & 0xffff; | |
231 | writel(v, ioaddr + (reg & ~2)); | |
232 | } else { | |
233 | writew(val, ioaddr + reg); | |
234 | } | |
235 | } | |
236 | ||
237 | #elif defined(CONFIG_ARCH_OMAP) | |
238 | ||
239 | /* We can only do 16-bit reads and writes in the static memory space. */ | |
240 | #define SMC_CAN_USE_8BIT 0 | |
241 | #define SMC_CAN_USE_16BIT 1 | |
242 | #define SMC_CAN_USE_32BIT 0 | |
243 | #define SMC_IO_SHIFT 0 | |
244 | #define SMC_NOWAIT 1 | |
245 | ||
1da177e4 LT |
246 | #define SMC_inw(a, r) readw((a) + (r)) |
247 | #define SMC_outw(v, a, r) writew(v, (a) + (r)) | |
248 | #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l) | |
249 | #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l) | |
e7b3dc7e | 250 | #define SMC_IRQ_FLAGS (-1) /* from resource */ |
5f13e7ec | 251 | |
1da177e4 LT |
252 | #elif defined(CONFIG_SH_SH4202_MICRODEV) |
253 | ||
254 | #define SMC_CAN_USE_8BIT 0 | |
255 | #define SMC_CAN_USE_16BIT 1 | |
256 | #define SMC_CAN_USE_32BIT 0 | |
257 | ||
258 | #define SMC_inb(a, r) inb((a) + (r) - 0xa0000000) | |
259 | #define SMC_inw(a, r) inw((a) + (r) - 0xa0000000) | |
260 | #define SMC_inl(a, r) inl((a) + (r) - 0xa0000000) | |
261 | #define SMC_outb(v, a, r) outb(v, (a) + (r) - 0xa0000000) | |
262 | #define SMC_outw(v, a, r) outw(v, (a) + (r) - 0xa0000000) | |
263 | #define SMC_outl(v, a, r) outl(v, (a) + (r) - 0xa0000000) | |
264 | #define SMC_insl(a, r, p, l) insl((a) + (r) - 0xa0000000, p, l) | |
265 | #define SMC_outsl(a, r, p, l) outsl((a) + (r) - 0xa0000000, p, l) | |
266 | #define SMC_insw(a, r, p, l) insw((a) + (r) - 0xa0000000, p, l) | |
267 | #define SMC_outsw(a, r, p, l) outsw((a) + (r) - 0xa0000000, p, l) | |
268 | ||
9ded96f2 | 269 | #define SMC_IRQ_FLAGS (0) |
1da177e4 | 270 | |
1da177e4 LT |
271 | #elif defined(CONFIG_M32R) |
272 | ||
273 | #define SMC_CAN_USE_8BIT 0 | |
274 | #define SMC_CAN_USE_16BIT 1 | |
275 | #define SMC_CAN_USE_32BIT 0 | |
276 | ||
59dc76a4 | 277 | #define SMC_inb(a, r) inb(((u32)a) + (r)) |
f3ac9fbf HT |
278 | #define SMC_inw(a, r) inw(((u32)a) + (r)) |
279 | #define SMC_outb(v, a, r) outb(v, ((u32)a) + (r)) | |
280 | #define SMC_outw(v, a, r) outw(v, ((u32)a) + (r)) | |
281 | #define SMC_insw(a, r, p, l) insw(((u32)a) + (r), p, l) | |
282 | #define SMC_outsw(a, r, p, l) outsw(((u32)a) + (r), p, l) | |
1da177e4 | 283 | |
9ded96f2 | 284 | #define SMC_IRQ_FLAGS (0) |
1da177e4 LT |
285 | |
286 | #define RPC_LSA_DEFAULT RPC_LED_TX_RX | |
287 | #define RPC_LSB_DEFAULT RPC_LED_100_10 | |
288 | ||
d4adcffb MS |
289 | #elif defined(CONFIG_MACH_LPD79520) \ |
290 | || defined(CONFIG_MACH_LPD7A400) \ | |
291 | || defined(CONFIG_MACH_LPD7A404) | |
1da177e4 | 292 | |
d4adcffb MS |
293 | /* The LPD7X_IOBARRIER is necessary to overcome a mismatch between the |
294 | * way that the CPU handles chip selects and the way that the SMC chip | |
295 | * expects the chip select to operate. Refer to | |
1da177e4 | 296 | * Documentation/arm/Sharp-LH/IOBarrier for details. The read from |
d4adcffb MS |
297 | * IOBARRIER is a byte, in order that we read the least-common |
298 | * denominator. It would be wasteful to read 32 bits from an 8-bit | |
299 | * accessible region. | |
1da177e4 LT |
300 | * |
301 | * There is no explicit protection against interrupts intervening | |
302 | * between the writew and the IOBARRIER. In SMC ISR there is a | |
303 | * preamble that performs an IOBARRIER in the extremely unlikely event | |
304 | * that the driver interrupts itself between a writew to the chip an | |
305 | * the IOBARRIER that follows *and* the cache is large enough that the | |
306 | * first off-chip access while handing the interrupt is to the SMC | |
307 | * chip. Other devices in the same address space as the SMC chip must | |
308 | * be aware of the potential for trouble and perform a similar | |
309 | * IOBARRIER on entry to their ISR. | |
310 | */ | |
311 | ||
a09e64fb | 312 | #include <mach/constants.h> /* IOBARRIER_VIRT */ |
1da177e4 LT |
313 | |
314 | #define SMC_CAN_USE_8BIT 0 | |
315 | #define SMC_CAN_USE_16BIT 1 | |
316 | #define SMC_CAN_USE_32BIT 0 | |
317 | #define SMC_NOWAIT 0 | |
d4adcffb | 318 | #define LPD7X_IOBARRIER readb (IOBARRIER_VIRT) |
1da177e4 | 319 | |
d4adcffb MS |
320 | #define SMC_inw(a,r)\ |
321 | ({ unsigned short v = readw ((void*) ((a) + (r))); LPD7X_IOBARRIER; v; }) | |
322 | #define SMC_outw(v,a,r) ({ writew ((v), (a) + (r)); LPD7X_IOBARRIER; }) | |
1da177e4 | 323 | |
d4adcffb MS |
324 | #define SMC_insw LPD7_SMC_insw |
325 | static inline void LPD7_SMC_insw (unsigned char* a, int r, | |
326 | unsigned char* p, int l) | |
327 | { | |
328 | unsigned short* ps = (unsigned short*) p; | |
329 | while (l-- > 0) { | |
330 | *ps++ = readw (a + r); | |
331 | LPD7X_IOBARRIER; | |
332 | } | |
333 | } | |
09779c6d | 334 | |
d4adcffb MS |
335 | #define SMC_outsw LPD7_SMC_outsw |
336 | static inline void LPD7_SMC_outsw (unsigned char* a, int r, | |
337 | unsigned char* p, int l) | |
1da177e4 LT |
338 | { |
339 | unsigned short* ps = (unsigned short*) p; | |
340 | while (l-- > 0) { | |
341 | writew (*ps++, a + r); | |
d4adcffb | 342 | LPD7X_IOBARRIER; |
1da177e4 LT |
343 | } |
344 | } | |
345 | ||
d4adcffb | 346 | #define SMC_INTERRUPT_PREAMBLE LPD7X_IOBARRIER |
1da177e4 LT |
347 | |
348 | #define RPC_LSA_DEFAULT RPC_LED_TX_RX | |
349 | #define RPC_LSB_DEFAULT RPC_LED_100_10 | |
350 | ||
33fee56a DS |
351 | #elif defined(CONFIG_ARCH_VERSATILE) |
352 | ||
353 | #define SMC_CAN_USE_8BIT 1 | |
354 | #define SMC_CAN_USE_16BIT 1 | |
355 | #define SMC_CAN_USE_32BIT 1 | |
356 | #define SMC_NOWAIT 1 | |
357 | ||
358 | #define SMC_inb(a, r) readb((a) + (r)) | |
359 | #define SMC_inw(a, r) readw((a) + (r)) | |
360 | #define SMC_inl(a, r) readl((a) + (r)) | |
361 | #define SMC_outb(v, a, r) writeb(v, (a) + (r)) | |
362 | #define SMC_outw(v, a, r) writew(v, (a) + (r)) | |
363 | #define SMC_outl(v, a, r) writel(v, (a) + (r)) | |
364 | #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l) | |
365 | #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l) | |
e7b3dc7e | 366 | #define SMC_IRQ_FLAGS (-1) /* from resource */ |
55793455 | 367 | |
b920de1b DH |
368 | #elif defined(CONFIG_MN10300) |
369 | ||
370 | /* | |
371 | * MN10300/AM33 configuration | |
372 | */ | |
373 | ||
2f2a2132 | 374 | #include <unit/smc91111.h> |
b920de1b | 375 | |
1da177e4 LT |
376 | #else |
377 | ||
b920de1b DH |
378 | /* |
379 | * Default configuration | |
380 | */ | |
381 | ||
1da177e4 LT |
382 | #define SMC_CAN_USE_8BIT 1 |
383 | #define SMC_CAN_USE_16BIT 1 | |
384 | #define SMC_CAN_USE_32BIT 1 | |
385 | #define SMC_NOWAIT 1 | |
386 | ||
d1c5ea33 MD |
387 | #define SMC_IO_SHIFT (lp->io_shift) |
388 | ||
1da177e4 LT |
389 | #define SMC_inb(a, r) readb((a) + (r)) |
390 | #define SMC_inw(a, r) readw((a) + (r)) | |
391 | #define SMC_inl(a, r) readl((a) + (r)) | |
392 | #define SMC_outb(v, a, r) writeb(v, (a) + (r)) | |
393 | #define SMC_outw(v, a, r) writew(v, (a) + (r)) | |
394 | #define SMC_outl(v, a, r) writel(v, (a) + (r)) | |
8a214c12 MD |
395 | #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l) |
396 | #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l) | |
1da177e4 LT |
397 | #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l) |
398 | #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l) | |
399 | ||
400 | #define RPC_LSA_DEFAULT RPC_LED_100_10 | |
401 | #define RPC_LSB_DEFAULT RPC_LED_TX_RX | |
402 | ||
403 | #endif | |
404 | ||
073ac8fd RK |
405 | |
406 | /* store this information for the driver.. */ | |
407 | struct smc_local { | |
408 | /* | |
409 | * If I have to wait until memory is available to send a | |
410 | * packet, I will store the skbuff here, until I get the | |
411 | * desired memory. Then, I'll send it out and free it. | |
412 | */ | |
413 | struct sk_buff *pending_tx_skb; | |
414 | struct tasklet_struct tx_task; | |
415 | ||
416 | /* version/revision of the SMC91x chip */ | |
417 | int version; | |
418 | ||
419 | /* Contains the current active transmission mode */ | |
420 | int tcr_cur_mode; | |
421 | ||
422 | /* Contains the current active receive mode */ | |
423 | int rcr_cur_mode; | |
424 | ||
425 | /* Contains the current active receive/phy mode */ | |
426 | int rpc_cur_mode; | |
427 | int ctl_rfduplx; | |
428 | int ctl_rspeed; | |
429 | ||
430 | u32 msg_enable; | |
431 | u32 phy_type; | |
432 | struct mii_if_info mii; | |
433 | ||
434 | /* work queue */ | |
435 | struct work_struct phy_configure; | |
436 | struct net_device *dev; | |
437 | int work_pending; | |
438 | ||
439 | spinlock_t lock; | |
440 | ||
52256c0e | 441 | #ifdef CONFIG_ARCH_PXA |
073ac8fd RK |
442 | /* DMA needs the physical address of the chip */ |
443 | u_long physaddr; | |
444 | struct device *device; | |
445 | #endif | |
446 | void __iomem *base; | |
447 | void __iomem *datacs; | |
3e947943 | 448 | |
15919886 EM |
449 | /* the low address lines on some platforms aren't connected... */ |
450 | int io_shift; | |
451 | ||
3e947943 | 452 | struct smc91x_platdata cfg; |
073ac8fd RK |
453 | }; |
454 | ||
fa6d3be0 EM |
455 | #define SMC_8BIT(p) ((p)->cfg.flags & SMC91X_USE_8BIT) |
456 | #define SMC_16BIT(p) ((p)->cfg.flags & SMC91X_USE_16BIT) | |
457 | #define SMC_32BIT(p) ((p)->cfg.flags & SMC91X_USE_32BIT) | |
073ac8fd | 458 | |
52256c0e | 459 | #ifdef CONFIG_ARCH_PXA |
1da177e4 LT |
460 | /* |
461 | * Let's use the DMA engine on the XScale PXA2xx for RX packets. This is | |
462 | * always happening in irq context so no need to worry about races. TX is | |
463 | * different and probably not worth it for that reason, and not as critical | |
464 | * as RX which can overrun memory and lose packets. | |
465 | */ | |
466 | #include <linux/dma-mapping.h> | |
dcea83ad | 467 | #include <mach/dma.h> |
1da177e4 LT |
468 | |
469 | #ifdef SMC_insl | |
470 | #undef SMC_insl | |
471 | #define SMC_insl(a, r, p, l) \ | |
073ac8fd | 472 | smc_pxa_dma_insl(a, lp, r, dev->dma, p, l) |
1da177e4 | 473 | static inline void |
073ac8fd | 474 | smc_pxa_dma_insl(void __iomem *ioaddr, struct smc_local *lp, int reg, int dma, |
1da177e4 LT |
475 | u_char *buf, int len) |
476 | { | |
073ac8fd | 477 | u_long physaddr = lp->physaddr; |
1da177e4 LT |
478 | dma_addr_t dmabuf; |
479 | ||
480 | /* fallback if no DMA available */ | |
481 | if (dma == (unsigned char)-1) { | |
482 | readsl(ioaddr + reg, buf, len); | |
483 | return; | |
484 | } | |
485 | ||
486 | /* 64 bit alignment is required for memory to memory DMA */ | |
487 | if ((long)buf & 4) { | |
488 | *((u32 *)buf) = SMC_inl(ioaddr, reg); | |
489 | buf += 4; | |
490 | len--; | |
491 | } | |
492 | ||
493 | len *= 4; | |
073ac8fd | 494 | dmabuf = dma_map_single(lp->device, buf, len, DMA_FROM_DEVICE); |
1da177e4 LT |
495 | DCSR(dma) = DCSR_NODESC; |
496 | DTADR(dma) = dmabuf; | |
497 | DSADR(dma) = physaddr + reg; | |
498 | DCMD(dma) = (DCMD_INCTRGADDR | DCMD_BURST32 | | |
499 | DCMD_WIDTH4 | (DCMD_LENGTH & len)); | |
500 | DCSR(dma) = DCSR_NODESC | DCSR_RUN; | |
501 | while (!(DCSR(dma) & DCSR_STOPSTATE)) | |
502 | cpu_relax(); | |
503 | DCSR(dma) = 0; | |
073ac8fd | 504 | dma_unmap_single(lp->device, dmabuf, len, DMA_FROM_DEVICE); |
1da177e4 LT |
505 | } |
506 | #endif | |
507 | ||
508 | #ifdef SMC_insw | |
509 | #undef SMC_insw | |
510 | #define SMC_insw(a, r, p, l) \ | |
073ac8fd | 511 | smc_pxa_dma_insw(a, lp, r, dev->dma, p, l) |
1da177e4 | 512 | static inline void |
073ac8fd | 513 | smc_pxa_dma_insw(void __iomem *ioaddr, struct smc_local *lp, int reg, int dma, |
1da177e4 LT |
514 | u_char *buf, int len) |
515 | { | |
073ac8fd | 516 | u_long physaddr = lp->physaddr; |
1da177e4 LT |
517 | dma_addr_t dmabuf; |
518 | ||
519 | /* fallback if no DMA available */ | |
520 | if (dma == (unsigned char)-1) { | |
521 | readsw(ioaddr + reg, buf, len); | |
522 | return; | |
523 | } | |
524 | ||
525 | /* 64 bit alignment is required for memory to memory DMA */ | |
526 | while ((long)buf & 6) { | |
527 | *((u16 *)buf) = SMC_inw(ioaddr, reg); | |
528 | buf += 2; | |
529 | len--; | |
530 | } | |
531 | ||
532 | len *= 2; | |
073ac8fd | 533 | dmabuf = dma_map_single(lp->device, buf, len, DMA_FROM_DEVICE); |
1da177e4 LT |
534 | DCSR(dma) = DCSR_NODESC; |
535 | DTADR(dma) = dmabuf; | |
536 | DSADR(dma) = physaddr + reg; | |
537 | DCMD(dma) = (DCMD_INCTRGADDR | DCMD_BURST32 | | |
538 | DCMD_WIDTH2 | (DCMD_LENGTH & len)); | |
539 | DCSR(dma) = DCSR_NODESC | DCSR_RUN; | |
540 | while (!(DCSR(dma) & DCSR_STOPSTATE)) | |
541 | cpu_relax(); | |
542 | DCSR(dma) = 0; | |
073ac8fd | 543 | dma_unmap_single(lp->device, dmabuf, len, DMA_FROM_DEVICE); |
1da177e4 LT |
544 | } |
545 | #endif | |
546 | ||
547 | static void | |
7d12e780 | 548 | smc_pxa_dma_irq(int dma, void *dummy) |
1da177e4 LT |
549 | { |
550 | DCSR(dma) = 0; | |
551 | } | |
52256c0e | 552 | #endif /* CONFIG_ARCH_PXA */ |
1da177e4 LT |
553 | |
554 | ||
09779c6d NP |
555 | /* |
556 | * Everything a particular hardware setup needs should have been defined | |
557 | * at this point. Add stubs for the undefined cases, mainly to avoid | |
558 | * compilation warnings since they'll be optimized away, or to prevent buggy | |
559 | * use of them. | |
560 | */ | |
561 | ||
562 | #if ! SMC_CAN_USE_32BIT | |
563 | #define SMC_inl(ioaddr, reg) ({ BUG(); 0; }) | |
564 | #define SMC_outl(x, ioaddr, reg) BUG() | |
565 | #define SMC_insl(a, r, p, l) BUG() | |
566 | #define SMC_outsl(a, r, p, l) BUG() | |
567 | #endif | |
568 | ||
569 | #if !defined(SMC_insl) || !defined(SMC_outsl) | |
570 | #define SMC_insl(a, r, p, l) BUG() | |
571 | #define SMC_outsl(a, r, p, l) BUG() | |
572 | #endif | |
573 | ||
574 | #if ! SMC_CAN_USE_16BIT | |
575 | ||
576 | /* | |
577 | * Any 16-bit access is performed with two 8-bit accesses if the hardware | |
578 | * can't do it directly. Most registers are 16-bit so those are mandatory. | |
579 | */ | |
580 | #define SMC_outw(x, ioaddr, reg) \ | |
581 | do { \ | |
582 | unsigned int __val16 = (x); \ | |
583 | SMC_outb( __val16, ioaddr, reg ); \ | |
584 | SMC_outb( __val16 >> 8, ioaddr, reg + (1 << SMC_IO_SHIFT));\ | |
585 | } while (0) | |
586 | #define SMC_inw(ioaddr, reg) \ | |
587 | ({ \ | |
588 | unsigned int __val16; \ | |
589 | __val16 = SMC_inb( ioaddr, reg ); \ | |
590 | __val16 |= SMC_inb( ioaddr, reg + (1 << SMC_IO_SHIFT)) << 8; \ | |
591 | __val16; \ | |
592 | }) | |
593 | ||
594 | #define SMC_insw(a, r, p, l) BUG() | |
595 | #define SMC_outsw(a, r, p, l) BUG() | |
596 | ||
597 | #endif | |
598 | ||
599 | #if !defined(SMC_insw) || !defined(SMC_outsw) | |
600 | #define SMC_insw(a, r, p, l) BUG() | |
601 | #define SMC_outsw(a, r, p, l) BUG() | |
602 | #endif | |
603 | ||
604 | #if ! SMC_CAN_USE_8BIT | |
605 | #define SMC_inb(ioaddr, reg) ({ BUG(); 0; }) | |
606 | #define SMC_outb(x, ioaddr, reg) BUG() | |
607 | #define SMC_insb(a, r, p, l) BUG() | |
608 | #define SMC_outsb(a, r, p, l) BUG() | |
609 | #endif | |
610 | ||
611 | #if !defined(SMC_insb) || !defined(SMC_outsb) | |
612 | #define SMC_insb(a, r, p, l) BUG() | |
613 | #define SMC_outsb(a, r, p, l) BUG() | |
614 | #endif | |
615 | ||
616 | #ifndef SMC_CAN_USE_DATACS | |
617 | #define SMC_CAN_USE_DATACS 0 | |
618 | #endif | |
619 | ||
1da177e4 LT |
620 | #ifndef SMC_IO_SHIFT |
621 | #define SMC_IO_SHIFT 0 | |
622 | #endif | |
09779c6d NP |
623 | |
624 | #ifndef SMC_IRQ_FLAGS | |
1fb9df5d | 625 | #define SMC_IRQ_FLAGS IRQF_TRIGGER_RISING |
09779c6d NP |
626 | #endif |
627 | ||
628 | #ifndef SMC_INTERRUPT_PREAMBLE | |
629 | #define SMC_INTERRUPT_PREAMBLE | |
630 | #endif | |
631 | ||
632 | ||
633 | /* Because of bank switching, the LAN91x uses only 16 I/O ports */ | |
1da177e4 LT |
634 | #define SMC_IO_EXTENT (16 << SMC_IO_SHIFT) |
635 | #define SMC_DATA_EXTENT (4) | |
636 | ||
637 | /* | |
638 | . Bank Select Register: | |
639 | . | |
640 | . yyyy yyyy 0000 00xx | |
641 | . xx = bank number | |
642 | . yyyy yyyy = 0x33, for identification purposes. | |
643 | */ | |
644 | #define BANK_SELECT (14 << SMC_IO_SHIFT) | |
645 | ||
646 | ||
647 | // Transmit Control Register | |
648 | /* BANK 0 */ | |
cfdfa865 | 649 | #define TCR_REG(lp) SMC_REG(lp, 0x0000, 0) |
1da177e4 LT |
650 | #define TCR_ENABLE 0x0001 // When 1 we can transmit |
651 | #define TCR_LOOP 0x0002 // Controls output pin LBK | |
652 | #define TCR_FORCOL 0x0004 // When 1 will force a collision | |
653 | #define TCR_PAD_EN 0x0080 // When 1 will pad tx frames < 64 bytes w/0 | |
654 | #define TCR_NOCRC 0x0100 // When 1 will not append CRC to tx frames | |
655 | #define TCR_MON_CSN 0x0400 // When 1 tx monitors carrier | |
656 | #define TCR_FDUPLX 0x0800 // When 1 enables full duplex operation | |
657 | #define TCR_STP_SQET 0x1000 // When 1 stops tx if Signal Quality Error | |
658 | #define TCR_EPH_LOOP 0x2000 // When 1 enables EPH block loopback | |
659 | #define TCR_SWFDUP 0x8000 // When 1 enables Switched Full Duplex mode | |
660 | ||
661 | #define TCR_CLEAR 0 /* do NOTHING */ | |
662 | /* the default settings for the TCR register : */ | |
663 | #define TCR_DEFAULT (TCR_ENABLE | TCR_PAD_EN) | |
664 | ||
665 | ||
666 | // EPH Status Register | |
667 | /* BANK 0 */ | |
cfdfa865 | 668 | #define EPH_STATUS_REG(lp) SMC_REG(lp, 0x0002, 0) |
1da177e4 LT |
669 | #define ES_TX_SUC 0x0001 // Last TX was successful |
670 | #define ES_SNGL_COL 0x0002 // Single collision detected for last tx | |
671 | #define ES_MUL_COL 0x0004 // Multiple collisions detected for last tx | |
672 | #define ES_LTX_MULT 0x0008 // Last tx was a multicast | |
673 | #define ES_16COL 0x0010 // 16 Collisions Reached | |
674 | #define ES_SQET 0x0020 // Signal Quality Error Test | |
675 | #define ES_LTXBRD 0x0040 // Last tx was a broadcast | |
676 | #define ES_TXDEFR 0x0080 // Transmit Deferred | |
677 | #define ES_LATCOL 0x0200 // Late collision detected on last tx | |
678 | #define ES_LOSTCARR 0x0400 // Lost Carrier Sense | |
679 | #define ES_EXC_DEF 0x0800 // Excessive Deferral | |
680 | #define ES_CTR_ROL 0x1000 // Counter Roll Over indication | |
681 | #define ES_LINK_OK 0x4000 // Driven by inverted value of nLNK pin | |
682 | #define ES_TXUNRN 0x8000 // Tx Underrun | |
683 | ||
684 | ||
685 | // Receive Control Register | |
686 | /* BANK 0 */ | |
cfdfa865 | 687 | #define RCR_REG(lp) SMC_REG(lp, 0x0004, 0) |
1da177e4 LT |
688 | #define RCR_RX_ABORT 0x0001 // Set if a rx frame was aborted |
689 | #define RCR_PRMS 0x0002 // Enable promiscuous mode | |
690 | #define RCR_ALMUL 0x0004 // When set accepts all multicast frames | |
691 | #define RCR_RXEN 0x0100 // IFF this is set, we can receive packets | |
692 | #define RCR_STRIP_CRC 0x0200 // When set strips CRC from rx packets | |
693 | #define RCR_ABORT_ENB 0x0200 // When set will abort rx on collision | |
694 | #define RCR_FILT_CAR 0x0400 // When set filters leading 12 bit s of carrier | |
695 | #define RCR_SOFTRST 0x8000 // resets the chip | |
696 | ||
697 | /* the normal settings for the RCR register : */ | |
698 | #define RCR_DEFAULT (RCR_STRIP_CRC | RCR_RXEN) | |
699 | #define RCR_CLEAR 0x0 // set it to a base state | |
700 | ||
701 | ||
702 | // Counter Register | |
703 | /* BANK 0 */ | |
cfdfa865 | 704 | #define COUNTER_REG(lp) SMC_REG(lp, 0x0006, 0) |
1da177e4 LT |
705 | |
706 | ||
707 | // Memory Information Register | |
708 | /* BANK 0 */ | |
cfdfa865 | 709 | #define MIR_REG(lp) SMC_REG(lp, 0x0008, 0) |
1da177e4 LT |
710 | |
711 | ||
712 | // Receive/Phy Control Register | |
713 | /* BANK 0 */ | |
cfdfa865 | 714 | #define RPC_REG(lp) SMC_REG(lp, 0x000A, 0) |
1da177e4 LT |
715 | #define RPC_SPEED 0x2000 // When 1 PHY is in 100Mbps mode. |
716 | #define RPC_DPLX 0x1000 // When 1 PHY is in Full-Duplex Mode | |
717 | #define RPC_ANEG 0x0800 // When 1 PHY is in Auto-Negotiate Mode | |
718 | #define RPC_LSXA_SHFT 5 // Bits to shift LS2A,LS1A,LS0A to lsb | |
719 | #define RPC_LSXB_SHFT 2 // Bits to get LS2B,LS1B,LS0B to lsb | |
1da177e4 LT |
720 | |
721 | #ifndef RPC_LSA_DEFAULT | |
722 | #define RPC_LSA_DEFAULT RPC_LED_100 | |
723 | #endif | |
724 | #ifndef RPC_LSB_DEFAULT | |
725 | #define RPC_LSB_DEFAULT RPC_LED_FD | |
726 | #endif | |
727 | ||
b0dbcf51 | 728 | #define RPC_DEFAULT (RPC_ANEG | RPC_SPEED | RPC_DPLX) |
1da177e4 LT |
729 | |
730 | ||
731 | /* Bank 0 0x0C is reserved */ | |
732 | ||
733 | // Bank Select Register | |
734 | /* All Banks */ | |
735 | #define BSR_REG 0x000E | |
736 | ||
737 | ||
738 | // Configuration Reg | |
739 | /* BANK 1 */ | |
cfdfa865 | 740 | #define CONFIG_REG(lp) SMC_REG(lp, 0x0000, 1) |
1da177e4 LT |
741 | #define CONFIG_EXT_PHY 0x0200 // 1=external MII, 0=internal Phy |
742 | #define CONFIG_GPCNTRL 0x0400 // Inverse value drives pin nCNTRL | |
743 | #define CONFIG_NO_WAIT 0x1000 // When 1 no extra wait states on ISA bus | |
744 | #define CONFIG_EPH_POWER_EN 0x8000 // When 0 EPH is placed into low power mode. | |
745 | ||
746 | // Default is powered-up, Internal Phy, Wait States, and pin nCNTRL=low | |
747 | #define CONFIG_DEFAULT (CONFIG_EPH_POWER_EN) | |
748 | ||
749 | ||
750 | // Base Address Register | |
751 | /* BANK 1 */ | |
cfdfa865 | 752 | #define BASE_REG(lp) SMC_REG(lp, 0x0002, 1) |
1da177e4 LT |
753 | |
754 | ||
755 | // Individual Address Registers | |
756 | /* BANK 1 */ | |
cfdfa865 MD |
757 | #define ADDR0_REG(lp) SMC_REG(lp, 0x0004, 1) |
758 | #define ADDR1_REG(lp) SMC_REG(lp, 0x0006, 1) | |
759 | #define ADDR2_REG(lp) SMC_REG(lp, 0x0008, 1) | |
1da177e4 LT |
760 | |
761 | ||
762 | // General Purpose Register | |
763 | /* BANK 1 */ | |
cfdfa865 | 764 | #define GP_REG(lp) SMC_REG(lp, 0x000A, 1) |
1da177e4 LT |
765 | |
766 | ||
767 | // Control Register | |
768 | /* BANK 1 */ | |
cfdfa865 | 769 | #define CTL_REG(lp) SMC_REG(lp, 0x000C, 1) |
1da177e4 LT |
770 | #define CTL_RCV_BAD 0x4000 // When 1 bad CRC packets are received |
771 | #define CTL_AUTO_RELEASE 0x0800 // When 1 tx pages are released automatically | |
772 | #define CTL_LE_ENABLE 0x0080 // When 1 enables Link Error interrupt | |
773 | #define CTL_CR_ENABLE 0x0040 // When 1 enables Counter Rollover interrupt | |
774 | #define CTL_TE_ENABLE 0x0020 // When 1 enables Transmit Error interrupt | |
775 | #define CTL_EEPROM_SELECT 0x0004 // Controls EEPROM reload & store | |
776 | #define CTL_RELOAD 0x0002 // When set reads EEPROM into registers | |
777 | #define CTL_STORE 0x0001 // When set stores registers into EEPROM | |
778 | ||
779 | ||
780 | // MMU Command Register | |
781 | /* BANK 2 */ | |
cfdfa865 | 782 | #define MMU_CMD_REG(lp) SMC_REG(lp, 0x0000, 2) |
1da177e4 LT |
783 | #define MC_BUSY 1 // When 1 the last release has not completed |
784 | #define MC_NOP (0<<5) // No Op | |
785 | #define MC_ALLOC (1<<5) // OR with number of 256 byte packets | |
786 | #define MC_RESET (2<<5) // Reset MMU to initial state | |
787 | #define MC_REMOVE (3<<5) // Remove the current rx packet | |
788 | #define MC_RELEASE (4<<5) // Remove and release the current rx packet | |
789 | #define MC_FREEPKT (5<<5) // Release packet in PNR register | |
790 | #define MC_ENQUEUE (6<<5) // Enqueue the packet for transmit | |
791 | #define MC_RSTTXFIFO (7<<5) // Reset the TX FIFOs | |
792 | ||
793 | ||
794 | // Packet Number Register | |
795 | /* BANK 2 */ | |
cfdfa865 | 796 | #define PN_REG(lp) SMC_REG(lp, 0x0002, 2) |
1da177e4 LT |
797 | |
798 | ||
799 | // Allocation Result Register | |
800 | /* BANK 2 */ | |
cfdfa865 | 801 | #define AR_REG(lp) SMC_REG(lp, 0x0003, 2) |
1da177e4 LT |
802 | #define AR_FAILED 0x80 // Alocation Failed |
803 | ||
804 | ||
805 | // TX FIFO Ports Register | |
806 | /* BANK 2 */ | |
cfdfa865 | 807 | #define TXFIFO_REG(lp) SMC_REG(lp, 0x0004, 2) |
1da177e4 LT |
808 | #define TXFIFO_TEMPTY 0x80 // TX FIFO Empty |
809 | ||
810 | // RX FIFO Ports Register | |
811 | /* BANK 2 */ | |
cfdfa865 | 812 | #define RXFIFO_REG(lp) SMC_REG(lp, 0x0005, 2) |
1da177e4 LT |
813 | #define RXFIFO_REMPTY 0x80 // RX FIFO Empty |
814 | ||
cfdfa865 | 815 | #define FIFO_REG(lp) SMC_REG(lp, 0x0004, 2) |
1da177e4 LT |
816 | |
817 | // Pointer Register | |
818 | /* BANK 2 */ | |
cfdfa865 | 819 | #define PTR_REG(lp) SMC_REG(lp, 0x0006, 2) |
1da177e4 LT |
820 | #define PTR_RCV 0x8000 // 1=Receive area, 0=Transmit area |
821 | #define PTR_AUTOINC 0x4000 // Auto increment the pointer on each access | |
822 | #define PTR_READ 0x2000 // When 1 the operation is a read | |
823 | ||
824 | ||
825 | // Data Register | |
826 | /* BANK 2 */ | |
cfdfa865 | 827 | #define DATA_REG(lp) SMC_REG(lp, 0x0008, 2) |
1da177e4 LT |
828 | |
829 | ||
830 | // Interrupt Status/Acknowledge Register | |
831 | /* BANK 2 */ | |
cfdfa865 | 832 | #define INT_REG(lp) SMC_REG(lp, 0x000C, 2) |
1da177e4 LT |
833 | |
834 | ||
835 | // Interrupt Mask Register | |
836 | /* BANK 2 */ | |
cfdfa865 | 837 | #define IM_REG(lp) SMC_REG(lp, 0x000D, 2) |
1da177e4 LT |
838 | #define IM_MDINT 0x80 // PHY MI Register 18 Interrupt |
839 | #define IM_ERCV_INT 0x40 // Early Receive Interrupt | |
840 | #define IM_EPH_INT 0x20 // Set by Ethernet Protocol Handler section | |
841 | #define IM_RX_OVRN_INT 0x10 // Set by Receiver Overruns | |
842 | #define IM_ALLOC_INT 0x08 // Set when allocation request is completed | |
843 | #define IM_TX_EMPTY_INT 0x04 // Set if the TX FIFO goes empty | |
844 | #define IM_TX_INT 0x02 // Transmit Interrupt | |
845 | #define IM_RCV_INT 0x01 // Receive Interrupt | |
846 | ||
847 | ||
848 | // Multicast Table Registers | |
849 | /* BANK 3 */ | |
cfdfa865 MD |
850 | #define MCAST_REG1(lp) SMC_REG(lp, 0x0000, 3) |
851 | #define MCAST_REG2(lp) SMC_REG(lp, 0x0002, 3) | |
852 | #define MCAST_REG3(lp) SMC_REG(lp, 0x0004, 3) | |
853 | #define MCAST_REG4(lp) SMC_REG(lp, 0x0006, 3) | |
1da177e4 LT |
854 | |
855 | ||
856 | // Management Interface Register (MII) | |
857 | /* BANK 3 */ | |
cfdfa865 | 858 | #define MII_REG(lp) SMC_REG(lp, 0x0008, 3) |
1da177e4 LT |
859 | #define MII_MSK_CRS100 0x4000 // Disables CRS100 detection during tx half dup |
860 | #define MII_MDOE 0x0008 // MII Output Enable | |
861 | #define MII_MCLK 0x0004 // MII Clock, pin MDCLK | |
862 | #define MII_MDI 0x0002 // MII Input, pin MDI | |
863 | #define MII_MDO 0x0001 // MII Output, pin MDO | |
864 | ||
865 | ||
866 | // Revision Register | |
867 | /* BANK 3 */ | |
868 | /* ( hi: chip id low: rev # ) */ | |
cfdfa865 | 869 | #define REV_REG(lp) SMC_REG(lp, 0x000A, 3) |
1da177e4 LT |
870 | |
871 | ||
872 | // Early RCV Register | |
873 | /* BANK 3 */ | |
874 | /* this is NOT on SMC9192 */ | |
cfdfa865 | 875 | #define ERCV_REG(lp) SMC_REG(lp, 0x000C, 3) |
1da177e4 LT |
876 | #define ERCV_RCV_DISCRD 0x0080 // When 1 discards a packet being received |
877 | #define ERCV_THRESHOLD 0x001F // ERCV Threshold Mask | |
878 | ||
879 | ||
880 | // External Register | |
881 | /* BANK 7 */ | |
cfdfa865 | 882 | #define EXT_REG(lp) SMC_REG(lp, 0x0000, 7) |
1da177e4 LT |
883 | |
884 | ||
885 | #define CHIP_9192 3 | |
886 | #define CHIP_9194 4 | |
887 | #define CHIP_9195 5 | |
888 | #define CHIP_9196 6 | |
889 | #define CHIP_91100 7 | |
890 | #define CHIP_91100FD 8 | |
891 | #define CHIP_91111FD 9 | |
892 | ||
893 | static const char * chip_ids[ 16 ] = { | |
894 | NULL, NULL, NULL, | |
895 | /* 3 */ "SMC91C90/91C92", | |
896 | /* 4 */ "SMC91C94", | |
897 | /* 5 */ "SMC91C95", | |
898 | /* 6 */ "SMC91C96", | |
899 | /* 7 */ "SMC91C100", | |
900 | /* 8 */ "SMC91C100FD", | |
901 | /* 9 */ "SMC91C11xFD", | |
902 | NULL, NULL, NULL, | |
903 | NULL, NULL, NULL}; | |
904 | ||
905 | ||
1da177e4 LT |
906 | /* |
907 | . Receive status bits | |
908 | */ | |
909 | #define RS_ALGNERR 0x8000 | |
910 | #define RS_BRODCAST 0x4000 | |
911 | #define RS_BADCRC 0x2000 | |
912 | #define RS_ODDFRAME 0x1000 | |
913 | #define RS_TOOLONG 0x0800 | |
914 | #define RS_TOOSHORT 0x0400 | |
915 | #define RS_MULTICAST 0x0001 | |
916 | #define RS_ERRORS (RS_ALGNERR | RS_BADCRC | RS_TOOLONG | RS_TOOSHORT) | |
917 | ||
918 | ||
919 | /* | |
920 | * PHY IDs | |
921 | * LAN83C183 == LAN91C111 Internal PHY | |
922 | */ | |
923 | #define PHY_LAN83C183 0x0016f840 | |
924 | #define PHY_LAN83C180 0x02821c50 | |
925 | ||
926 | /* | |
927 | * PHY Register Addresses (LAN91C111 Internal PHY) | |
928 | * | |
929 | * Generic PHY registers can be found in <linux/mii.h> | |
930 | * | |
931 | * These phy registers are specific to our on-board phy. | |
932 | */ | |
933 | ||
934 | // PHY Configuration Register 1 | |
935 | #define PHY_CFG1_REG 0x10 | |
936 | #define PHY_CFG1_LNKDIS 0x8000 // 1=Rx Link Detect Function disabled | |
937 | #define PHY_CFG1_XMTDIS 0x4000 // 1=TP Transmitter Disabled | |
938 | #define PHY_CFG1_XMTPDN 0x2000 // 1=TP Transmitter Powered Down | |
939 | #define PHY_CFG1_BYPSCR 0x0400 // 1=Bypass scrambler/descrambler | |
940 | #define PHY_CFG1_UNSCDS 0x0200 // 1=Unscramble Idle Reception Disable | |
941 | #define PHY_CFG1_EQLZR 0x0100 // 1=Rx Equalizer Disabled | |
942 | #define PHY_CFG1_CABLE 0x0080 // 1=STP(150ohm), 0=UTP(100ohm) | |
943 | #define PHY_CFG1_RLVL0 0x0040 // 1=Rx Squelch level reduced by 4.5db | |
944 | #define PHY_CFG1_TLVL_SHIFT 2 // Transmit Output Level Adjust | |
945 | #define PHY_CFG1_TLVL_MASK 0x003C | |
946 | #define PHY_CFG1_TRF_MASK 0x0003 // Transmitter Rise/Fall time | |
947 | ||
948 | ||
949 | // PHY Configuration Register 2 | |
950 | #define PHY_CFG2_REG 0x11 | |
951 | #define PHY_CFG2_APOLDIS 0x0020 // 1=Auto Polarity Correction disabled | |
952 | #define PHY_CFG2_JABDIS 0x0010 // 1=Jabber disabled | |
953 | #define PHY_CFG2_MREG 0x0008 // 1=Multiple register access (MII mgt) | |
954 | #define PHY_CFG2_INTMDIO 0x0004 // 1=Interrupt signaled with MDIO pulseo | |
955 | ||
956 | // PHY Status Output (and Interrupt status) Register | |
957 | #define PHY_INT_REG 0x12 // Status Output (Interrupt Status) | |
958 | #define PHY_INT_INT 0x8000 // 1=bits have changed since last read | |
959 | #define PHY_INT_LNKFAIL 0x4000 // 1=Link Not detected | |
960 | #define PHY_INT_LOSSSYNC 0x2000 // 1=Descrambler has lost sync | |
961 | #define PHY_INT_CWRD 0x1000 // 1=Invalid 4B5B code detected on rx | |
962 | #define PHY_INT_SSD 0x0800 // 1=No Start Of Stream detected on rx | |
963 | #define PHY_INT_ESD 0x0400 // 1=No End Of Stream detected on rx | |
964 | #define PHY_INT_RPOL 0x0200 // 1=Reverse Polarity detected | |
965 | #define PHY_INT_JAB 0x0100 // 1=Jabber detected | |
966 | #define PHY_INT_SPDDET 0x0080 // 1=100Base-TX mode, 0=10Base-T mode | |
967 | #define PHY_INT_DPLXDET 0x0040 // 1=Device in Full Duplex | |
968 | ||
969 | // PHY Interrupt/Status Mask Register | |
970 | #define PHY_MASK_REG 0x13 // Interrupt Mask | |
971 | // Uses the same bit definitions as PHY_INT_REG | |
972 | ||
973 | ||
974 | /* | |
975 | * SMC91C96 ethernet config and status registers. | |
976 | * These are in the "attribute" space. | |
977 | */ | |
978 | #define ECOR 0x8000 | |
979 | #define ECOR_RESET 0x80 | |
980 | #define ECOR_LEVEL_IRQ 0x40 | |
981 | #define ECOR_WR_ATTRIB 0x04 | |
982 | #define ECOR_ENABLE 0x01 | |
983 | ||
984 | #define ECSR 0x8002 | |
985 | #define ECSR_IOIS8 0x20 | |
986 | #define ECSR_PWRDWN 0x04 | |
987 | #define ECSR_INT 0x02 | |
988 | ||
989 | #define ATTRIB_SIZE ((64*1024) << SMC_IO_SHIFT) | |
990 | ||
991 | ||
992 | /* | |
993 | * Macros to abstract register access according to the data bus | |
994 | * capabilities. Please use those and not the in/out primitives. | |
995 | * Note: the following macros do *not* select the bank -- this must | |
996 | * be done separately as needed in the main code. The SMC_REG() macro | |
997 | * only uses the bank argument for debugging purposes (when enabled). | |
09779c6d NP |
998 | * |
999 | * Note: despite inline functions being safer, everything leading to this | |
1000 | * should preferably be macros to let BUG() display the line number in | |
1001 | * the core source code since we're interested in the top call site | |
1002 | * not in any inline function location. | |
1da177e4 LT |
1003 | */ |
1004 | ||
1005 | #if SMC_DEBUG > 0 | |
cfdfa865 | 1006 | #define SMC_REG(lp, reg, bank) \ |
1da177e4 | 1007 | ({ \ |
cfdfa865 | 1008 | int __b = SMC_CURRENT_BANK(lp); \ |
1da177e4 LT |
1009 | if (unlikely((__b & ~0xf0) != (0x3300 | bank))) { \ |
1010 | printk( "%s: bank reg screwed (0x%04x)\n", \ | |
1011 | CARDNAME, __b ); \ | |
1012 | BUG(); \ | |
1013 | } \ | |
1014 | reg<<SMC_IO_SHIFT; \ | |
1015 | }) | |
1016 | #else | |
cfdfa865 | 1017 | #define SMC_REG(lp, reg, bank) (reg<<SMC_IO_SHIFT) |
1da177e4 LT |
1018 | #endif |
1019 | ||
09779c6d NP |
1020 | /* |
1021 | * Hack Alert: Some setups just can't write 8 or 16 bits reliably when not | |
1022 | * aligned to a 32 bit boundary. I tell you that does exist! | |
1023 | * Fortunately the affected register accesses can be easily worked around | |
1024 | * since we can write zeroes to the preceeding 16 bits without adverse | |
1025 | * effects and use a 32-bit access. | |
1026 | * | |
1027 | * Enforce it on any 32-bit capable setup for now. | |
1028 | */ | |
3e947943 | 1029 | #define SMC_MUST_ALIGN_WRITE(lp) SMC_32BIT(lp) |
09779c6d | 1030 | |
cfdfa865 | 1031 | #define SMC_GET_PN(lp) \ |
3e947943 | 1032 | (SMC_8BIT(lp) ? (SMC_inb(ioaddr, PN_REG(lp))) \ |
cfdfa865 | 1033 | : (SMC_inw(ioaddr, PN_REG(lp)) & 0xFF)) |
09779c6d | 1034 | |
cfdfa865 | 1035 | #define SMC_SET_PN(lp, x) \ |
09779c6d | 1036 | do { \ |
3e947943 | 1037 | if (SMC_MUST_ALIGN_WRITE(lp)) \ |
cfdfa865 | 1038 | SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 0, 2)); \ |
3e947943 | 1039 | else if (SMC_8BIT(lp)) \ |
cfdfa865 | 1040 | SMC_outb(x, ioaddr, PN_REG(lp)); \ |
09779c6d | 1041 | else \ |
cfdfa865 | 1042 | SMC_outw(x, ioaddr, PN_REG(lp)); \ |
09779c6d NP |
1043 | } while (0) |
1044 | ||
cfdfa865 | 1045 | #define SMC_GET_AR(lp) \ |
3e947943 | 1046 | (SMC_8BIT(lp) ? (SMC_inb(ioaddr, AR_REG(lp))) \ |
cfdfa865 | 1047 | : (SMC_inw(ioaddr, PN_REG(lp)) >> 8)) |
09779c6d | 1048 | |
cfdfa865 | 1049 | #define SMC_GET_TXFIFO(lp) \ |
3e947943 | 1050 | (SMC_8BIT(lp) ? (SMC_inb(ioaddr, TXFIFO_REG(lp))) \ |
cfdfa865 | 1051 | : (SMC_inw(ioaddr, TXFIFO_REG(lp)) & 0xFF)) |
09779c6d | 1052 | |
cfdfa865 | 1053 | #define SMC_GET_RXFIFO(lp) \ |
3e947943 | 1054 | (SMC_8BIT(lp) ? (SMC_inb(ioaddr, RXFIFO_REG(lp))) \ |
cfdfa865 | 1055 | : (SMC_inw(ioaddr, TXFIFO_REG(lp)) >> 8)) |
09779c6d | 1056 | |
cfdfa865 | 1057 | #define SMC_GET_INT(lp) \ |
3e947943 | 1058 | (SMC_8BIT(lp) ? (SMC_inb(ioaddr, INT_REG(lp))) \ |
cfdfa865 | 1059 | : (SMC_inw(ioaddr, INT_REG(lp)) & 0xFF)) |
09779c6d | 1060 | |
cfdfa865 | 1061 | #define SMC_ACK_INT(lp, x) \ |
1da177e4 | 1062 | do { \ |
3e947943 | 1063 | if (SMC_8BIT(lp)) \ |
cfdfa865 | 1064 | SMC_outb(x, ioaddr, INT_REG(lp)); \ |
09779c6d NP |
1065 | else { \ |
1066 | unsigned long __flags; \ | |
1067 | int __mask; \ | |
1068 | local_irq_save(__flags); \ | |
cfdfa865 MD |
1069 | __mask = SMC_inw(ioaddr, INT_REG(lp)) & ~0xff; \ |
1070 | SMC_outw(__mask | (x), ioaddr, INT_REG(lp)); \ | |
09779c6d NP |
1071 | local_irq_restore(__flags); \ |
1072 | } \ | |
1073 | } while (0) | |
1074 | ||
cfdfa865 | 1075 | #define SMC_GET_INT_MASK(lp) \ |
3e947943 | 1076 | (SMC_8BIT(lp) ? (SMC_inb(ioaddr, IM_REG(lp))) \ |
cfdfa865 | 1077 | : (SMC_inw(ioaddr, INT_REG(lp)) >> 8)) |
09779c6d | 1078 | |
cfdfa865 | 1079 | #define SMC_SET_INT_MASK(lp, x) \ |
09779c6d | 1080 | do { \ |
3e947943 | 1081 | if (SMC_8BIT(lp)) \ |
cfdfa865 | 1082 | SMC_outb(x, ioaddr, IM_REG(lp)); \ |
09779c6d | 1083 | else \ |
cfdfa865 | 1084 | SMC_outw((x) << 8, ioaddr, INT_REG(lp)); \ |
09779c6d NP |
1085 | } while (0) |
1086 | ||
cfdfa865 | 1087 | #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT) |
09779c6d | 1088 | |
cfdfa865 | 1089 | #define SMC_SELECT_BANK(lp, x) \ |
09779c6d | 1090 | do { \ |
3e947943 | 1091 | if (SMC_MUST_ALIGN_WRITE(lp)) \ |
09779c6d NP |
1092 | SMC_outl((x)<<16, ioaddr, 12<<SMC_IO_SHIFT); \ |
1093 | else \ | |
1094 | SMC_outw(x, ioaddr, BANK_SELECT); \ | |
1095 | } while (0) | |
1096 | ||
cfdfa865 | 1097 | #define SMC_GET_BASE(lp) SMC_inw(ioaddr, BASE_REG(lp)) |
09779c6d | 1098 | |
cfdfa865 | 1099 | #define SMC_SET_BASE(lp, x) SMC_outw(x, ioaddr, BASE_REG(lp)) |
09779c6d | 1100 | |
cfdfa865 | 1101 | #define SMC_GET_CONFIG(lp) SMC_inw(ioaddr, CONFIG_REG(lp)) |
09779c6d | 1102 | |
cfdfa865 | 1103 | #define SMC_SET_CONFIG(lp, x) SMC_outw(x, ioaddr, CONFIG_REG(lp)) |
09779c6d | 1104 | |
cfdfa865 | 1105 | #define SMC_GET_COUNTER(lp) SMC_inw(ioaddr, COUNTER_REG(lp)) |
09779c6d | 1106 | |
cfdfa865 | 1107 | #define SMC_GET_CTL(lp) SMC_inw(ioaddr, CTL_REG(lp)) |
09779c6d | 1108 | |
cfdfa865 | 1109 | #define SMC_SET_CTL(lp, x) SMC_outw(x, ioaddr, CTL_REG(lp)) |
09779c6d | 1110 | |
cfdfa865 | 1111 | #define SMC_GET_MII(lp) SMC_inw(ioaddr, MII_REG(lp)) |
09779c6d | 1112 | |
357fe2c6 VS |
1113 | #define SMC_GET_GP(lp) SMC_inw(ioaddr, GP_REG(lp)) |
1114 | ||
1115 | #define SMC_SET_GP(lp, x) \ | |
1116 | do { \ | |
1117 | if (SMC_MUST_ALIGN_WRITE(lp)) \ | |
1118 | SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 8, 1)); \ | |
1119 | else \ | |
1120 | SMC_outw(x, ioaddr, GP_REG(lp)); \ | |
1121 | } while (0) | |
1122 | ||
cfdfa865 | 1123 | #define SMC_SET_MII(lp, x) SMC_outw(x, ioaddr, MII_REG(lp)) |
09779c6d | 1124 | |
cfdfa865 | 1125 | #define SMC_GET_MIR(lp) SMC_inw(ioaddr, MIR_REG(lp)) |
09779c6d | 1126 | |
cfdfa865 | 1127 | #define SMC_SET_MIR(lp, x) SMC_outw(x, ioaddr, MIR_REG(lp)) |
09779c6d | 1128 | |
cfdfa865 | 1129 | #define SMC_GET_MMU_CMD(lp) SMC_inw(ioaddr, MMU_CMD_REG(lp)) |
09779c6d | 1130 | |
cfdfa865 | 1131 | #define SMC_SET_MMU_CMD(lp, x) SMC_outw(x, ioaddr, MMU_CMD_REG(lp)) |
09779c6d | 1132 | |
cfdfa865 | 1133 | #define SMC_GET_FIFO(lp) SMC_inw(ioaddr, FIFO_REG(lp)) |
09779c6d | 1134 | |
cfdfa865 | 1135 | #define SMC_GET_PTR(lp) SMC_inw(ioaddr, PTR_REG(lp)) |
09779c6d | 1136 | |
cfdfa865 | 1137 | #define SMC_SET_PTR(lp, x) \ |
09779c6d | 1138 | do { \ |
3e947943 | 1139 | if (SMC_MUST_ALIGN_WRITE(lp)) \ |
cfdfa865 | 1140 | SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 4, 2)); \ |
09779c6d | 1141 | else \ |
cfdfa865 | 1142 | SMC_outw(x, ioaddr, PTR_REG(lp)); \ |
1da177e4 | 1143 | } while (0) |
1da177e4 | 1144 | |
cfdfa865 | 1145 | #define SMC_GET_EPH_STATUS(lp) SMC_inw(ioaddr, EPH_STATUS_REG(lp)) |
09779c6d | 1146 | |
cfdfa865 | 1147 | #define SMC_GET_RCR(lp) SMC_inw(ioaddr, RCR_REG(lp)) |
09779c6d | 1148 | |
cfdfa865 | 1149 | #define SMC_SET_RCR(lp, x) SMC_outw(x, ioaddr, RCR_REG(lp)) |
09779c6d | 1150 | |
cfdfa865 | 1151 | #define SMC_GET_REV(lp) SMC_inw(ioaddr, REV_REG(lp)) |
09779c6d | 1152 | |
cfdfa865 | 1153 | #define SMC_GET_RPC(lp) SMC_inw(ioaddr, RPC_REG(lp)) |
09779c6d | 1154 | |
cfdfa865 | 1155 | #define SMC_SET_RPC(lp, x) \ |
09779c6d | 1156 | do { \ |
3e947943 | 1157 | if (SMC_MUST_ALIGN_WRITE(lp)) \ |
cfdfa865 | 1158 | SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 8, 0)); \ |
09779c6d | 1159 | else \ |
cfdfa865 | 1160 | SMC_outw(x, ioaddr, RPC_REG(lp)); \ |
09779c6d NP |
1161 | } while (0) |
1162 | ||
cfdfa865 | 1163 | #define SMC_GET_TCR(lp) SMC_inw(ioaddr, TCR_REG(lp)) |
09779c6d | 1164 | |
cfdfa865 | 1165 | #define SMC_SET_TCR(lp, x) SMC_outw(x, ioaddr, TCR_REG(lp)) |
1da177e4 LT |
1166 | |
1167 | #ifndef SMC_GET_MAC_ADDR | |
cfdfa865 | 1168 | #define SMC_GET_MAC_ADDR(lp, addr) \ |
1da177e4 LT |
1169 | do { \ |
1170 | unsigned int __v; \ | |
cfdfa865 | 1171 | __v = SMC_inw(ioaddr, ADDR0_REG(lp)); \ |
1da177e4 | 1172 | addr[0] = __v; addr[1] = __v >> 8; \ |
cfdfa865 | 1173 | __v = SMC_inw(ioaddr, ADDR1_REG(lp)); \ |
1da177e4 | 1174 | addr[2] = __v; addr[3] = __v >> 8; \ |
cfdfa865 | 1175 | __v = SMC_inw(ioaddr, ADDR2_REG(lp)); \ |
1da177e4 LT |
1176 | addr[4] = __v; addr[5] = __v >> 8; \ |
1177 | } while (0) | |
1178 | #endif | |
1179 | ||
cfdfa865 | 1180 | #define SMC_SET_MAC_ADDR(lp, addr) \ |
1da177e4 | 1181 | do { \ |
cfdfa865 MD |
1182 | SMC_outw(addr[0]|(addr[1] << 8), ioaddr, ADDR0_REG(lp)); \ |
1183 | SMC_outw(addr[2]|(addr[3] << 8), ioaddr, ADDR1_REG(lp)); \ | |
1184 | SMC_outw(addr[4]|(addr[5] << 8), ioaddr, ADDR2_REG(lp)); \ | |
1da177e4 LT |
1185 | } while (0) |
1186 | ||
cfdfa865 | 1187 | #define SMC_SET_MCAST(lp, x) \ |
1da177e4 LT |
1188 | do { \ |
1189 | const unsigned char *mt = (x); \ | |
cfdfa865 MD |
1190 | SMC_outw(mt[0] | (mt[1] << 8), ioaddr, MCAST_REG1(lp)); \ |
1191 | SMC_outw(mt[2] | (mt[3] << 8), ioaddr, MCAST_REG2(lp)); \ | |
1192 | SMC_outw(mt[4] | (mt[5] << 8), ioaddr, MCAST_REG3(lp)); \ | |
1193 | SMC_outw(mt[6] | (mt[7] << 8), ioaddr, MCAST_REG4(lp)); \ | |
1da177e4 LT |
1194 | } while (0) |
1195 | ||
cfdfa865 | 1196 | #define SMC_PUT_PKT_HDR(lp, status, length) \ |
1da177e4 | 1197 | do { \ |
3e947943 | 1198 | if (SMC_32BIT(lp)) \ |
cfdfa865 MD |
1199 | SMC_outl((status) | (length)<<16, ioaddr, \ |
1200 | DATA_REG(lp)); \ | |
09779c6d | 1201 | else { \ |
cfdfa865 MD |
1202 | SMC_outw(status, ioaddr, DATA_REG(lp)); \ |
1203 | SMC_outw(length, ioaddr, DATA_REG(lp)); \ | |
09779c6d | 1204 | } \ |
1da177e4 | 1205 | } while (0) |
1da177e4 | 1206 | |
cfdfa865 | 1207 | #define SMC_GET_PKT_HDR(lp, status, length) \ |
1da177e4 | 1208 | do { \ |
3e947943 | 1209 | if (SMC_32BIT(lp)) { \ |
cfdfa865 | 1210 | unsigned int __val = SMC_inl(ioaddr, DATA_REG(lp)); \ |
09779c6d NP |
1211 | (status) = __val & 0xffff; \ |
1212 | (length) = __val >> 16; \ | |
1213 | } else { \ | |
cfdfa865 MD |
1214 | (status) = SMC_inw(ioaddr, DATA_REG(lp)); \ |
1215 | (length) = SMC_inw(ioaddr, DATA_REG(lp)); \ | |
1da177e4 LT |
1216 | } \ |
1217 | } while (0) | |
1da177e4 | 1218 | |
cfdfa865 | 1219 | #define SMC_PUSH_DATA(lp, p, l) \ |
1da177e4 | 1220 | do { \ |
3e947943 | 1221 | if (SMC_32BIT(lp)) { \ |
09779c6d NP |
1222 | void *__ptr = (p); \ |
1223 | int __len = (l); \ | |
fbd81976 | 1224 | void __iomem *__ioaddr = ioaddr; \ |
09779c6d NP |
1225 | if (__len >= 2 && (unsigned long)__ptr & 2) { \ |
1226 | __len -= 2; \ | |
cfdfa865 MD |
1227 | SMC_outw(*(u16 *)__ptr, ioaddr, \ |
1228 | DATA_REG(lp)); \ | |
09779c6d NP |
1229 | __ptr += 2; \ |
1230 | } \ | |
1231 | if (SMC_CAN_USE_DATACS && lp->datacs) \ | |
1232 | __ioaddr = lp->datacs; \ | |
cfdfa865 | 1233 | SMC_outsl(__ioaddr, DATA_REG(lp), __ptr, __len>>2); \ |
09779c6d NP |
1234 | if (__len & 2) { \ |
1235 | __ptr += (__len & ~3); \ | |
cfdfa865 MD |
1236 | SMC_outw(*((u16 *)__ptr), ioaddr, \ |
1237 | DATA_REG(lp)); \ | |
09779c6d | 1238 | } \ |
3e947943 | 1239 | } else if (SMC_16BIT(lp)) \ |
cfdfa865 | 1240 | SMC_outsw(ioaddr, DATA_REG(lp), p, (l) >> 1); \ |
3e947943 | 1241 | else if (SMC_8BIT(lp)) \ |
cfdfa865 | 1242 | SMC_outsb(ioaddr, DATA_REG(lp), p, l); \ |
1da177e4 | 1243 | } while (0) |
1da177e4 | 1244 | |
cfdfa865 | 1245 | #define SMC_PULL_DATA(lp, p, l) \ |
09779c6d | 1246 | do { \ |
3e947943 | 1247 | if (SMC_32BIT(lp)) { \ |
09779c6d NP |
1248 | void *__ptr = (p); \ |
1249 | int __len = (l); \ | |
fbd81976 | 1250 | void __iomem *__ioaddr = ioaddr; \ |
09779c6d NP |
1251 | if ((unsigned long)__ptr & 2) { \ |
1252 | /* \ | |
1253 | * We want 32bit alignment here. \ | |
1254 | * Since some buses perform a full \ | |
1255 | * 32bit fetch even for 16bit data \ | |
1256 | * we can't use SMC_inw() here. \ | |
1257 | * Back both source (on-chip) and \ | |
1258 | * destination pointers of 2 bytes. \ | |
1259 | * This is possible since the call to \ | |
1260 | * SMC_GET_PKT_HDR() already advanced \ | |
1261 | * the source pointer of 4 bytes, and \ | |
1262 | * the skb_reserve(skb, 2) advanced \ | |
1263 | * the destination pointer of 2 bytes. \ | |
1264 | */ \ | |
1265 | __ptr -= 2; \ | |
1266 | __len += 2; \ | |
cfdfa865 MD |
1267 | SMC_SET_PTR(lp, \ |
1268 | 2|PTR_READ|PTR_RCV|PTR_AUTOINC); \ | |
09779c6d NP |
1269 | } \ |
1270 | if (SMC_CAN_USE_DATACS && lp->datacs) \ | |
1271 | __ioaddr = lp->datacs; \ | |
1da177e4 | 1272 | __len += 2; \ |
cfdfa865 | 1273 | SMC_insl(__ioaddr, DATA_REG(lp), __ptr, __len>>2); \ |
3e947943 | 1274 | } else if (SMC_16BIT(lp)) \ |
cfdfa865 | 1275 | SMC_insw(ioaddr, DATA_REG(lp), p, (l) >> 1); \ |
3e947943 | 1276 | else if (SMC_8BIT(lp)) \ |
cfdfa865 | 1277 | SMC_insb(ioaddr, DATA_REG(lp), p, l); \ |
09779c6d | 1278 | } while (0) |
1da177e4 LT |
1279 | |
1280 | #endif /* _SMC91X_H_ */ |