projects / GitHub / LineageOS / android_kernel_samsung_universal7580.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
r8169: do not bring device down when suspending
[GitHub/LineageOS/android_kernel_samsung_universal7580.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
798b6b19 13 * the Free Software Foundation; either version 2 of the License.
cd28ab6a
SH		 14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
793b883e 25#include <linux/crc32.h>
cd28ab6a 26#include <linux/kernel.h>
cd28ab6a
SH		 27#include <linux/module.h>
28#include <linux/netdevice.h>
d0bbccfa 29#include <linux/dma-mapping.h>
cd28ab6a
SH		 30#include <linux/etherdevice.h>
31#include <linux/ethtool.h>
32#include <linux/pci.h>
33#include <linux/ip.h>
c9bdd4b5 34#include <net/ip.h>
cd28ab6a
SH		 35#include <linux/tcp.h>
36#include <linux/in.h>
37#include <linux/delay.h>
91c86df5 38#include <linux/workqueue.h>
d1f13708 39#include <linux/if_vlan.h>
d70cd51a 40#include <linux/prefetch.h>
3cf26753 41#include <linux/debugfs.h>
ef743d33 42#include <linux/mii.h>
cd28ab6a
SH		 43
44#include <asm/irq.h>
45
d1f13708
SH		 46#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
47#define SKY2_VLAN_TAG_USED 1
48#endif
49
cd28ab6a
SH		 50#include "sky2.h"
51
52#define DRV_NAME "sky2"
743d32ad 53#define DRV_VERSION "1.22"
cd28ab6a
SH		 54#define PFX DRV_NAME " "
55
56/*
57 * The Yukon II chipset takes 64 bit command blocks (called list elements)
58 * that are organized into three (receive, transmit, status) different rings
14d0263f 59 * similar to Tigon3.
cd28ab6a
SH		 60 */
61
14d0263f 62#define RX_LE_SIZE 1024
cd28ab6a 63#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
14d0263f 64#define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
13210ce5 65#define RX_DEF_PENDING RX_MAX_PENDING
793b883e
SH		 66
67#define TX_RING_SIZE 512
68#define TX_DEF_PENDING (TX_RING_SIZE - 1)
69#define TX_MIN_PENDING 64
b19666d9 70#define MAX_SKB_TX_LE (4 + (sizeof(dma_addr_t)/sizeof(u32))*MAX_SKB_FRAGS)
cd28ab6a 71
793b883e 72#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a 73#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
cd28ab6a
SH		 74#define TX_WATCHDOG (5 * HZ)
75#define NAPI_WEIGHT 64
76#define PHY_RETRIES 1000
77
f4331a6d
SH		 78#define SKY2_EEPROM_MAGIC 0x9955aabb
79
80
cb5d9547
SH		 81#define RING_NEXT(x,s) (((x)+1) & ((s)-1))
82
cd28ab6a 83static const u32 default_msg =
793b883e
SH		 84 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
85 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 86 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 87
793b883e 88static int debug = -1; /* defaults above */
cd28ab6a
SH		 89module_param(debug, int, 0);
90MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
91
14d0263f 92static int copybreak __read_mostly = 128;
bdb5c58e
SH		 93module_param(copybreak, int, 0);
94MODULE_PARM_DESC(copybreak, "Receive copy threshold");
95
fb2690a9
SH		 96static int disable_msi = 0;
97module_param(disable_msi, int, 0);
98MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
99
e6cac9ba 100static DEFINE_PCI_DEVICE_TABLE(sky2_id_table) = {
e5b74c7d
SH		 101 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
102 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
2d2a3871 103 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
2f4a66ad 104 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
508f89e7 105 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
f1a0b6f5 106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
e5b74c7d
SH		 107 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
108 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
05745c4a 119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
a3b4fced 120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */
e5b74c7d 121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
5a37a68d 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */
05745c4a 123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
e5b74c7d
SH		 124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
05745c4a 129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
e5b74c7d
SH		 130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
f1a0b6f5
SH		 133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
69161611 135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
5a37a68d 136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */
ed4d4161
SH		 137 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */
138 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */
0ce8b98d 139 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */
cd28ab6a
SH		 140 { 0 }
141};
793b883e 142
cd28ab6a
SH		 143MODULE_DEVICE_TABLE(pci, sky2_id_table);
144
145/* Avoid conditionals by using array */
146static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
147static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
f4ea431b 148static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
cd28ab6a 149
d1b139c0
SH		 150static void sky2_set_multicast(struct net_device *dev);
151
af043aa5 152/* Access to PHY via serial interconnect */
ef743d33 153static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 154{
155 int i;
156
157 gma_write16(hw, port, GM_SMI_DATA, val);
158 gma_write16(hw, port, GM_SMI_CTRL,
159 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
160
161 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 162 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
163 if (ctrl == 0xffff)
164 goto io_error;
165
166 if (!(ctrl & GM_SMI_CT_BUSY))
ef743d33 167 return 0;
af043aa5
SH		 168
169 udelay(10);
cd28ab6a 170 }
ef743d33 171
af043aa5 172 dev_warn(&hw->pdev->dev,"%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 173 return -ETIMEDOUT;
af043aa5
SH		 174
175io_error:
176 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
177 return -EIO;
cd28ab6a
SH		 178}
179
ef743d33 180static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 181{
182 int i;
183
793b883e 184 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 185 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
186
187 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 188 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
189 if (ctrl == 0xffff)
190 goto io_error;
191
192 if (ctrl & GM_SMI_CT_RD_VAL) {
ef743d33
SH		 193 *val = gma_read16(hw, port, GM_SMI_DATA);
194 return 0;
195 }
196
af043aa5 197 udelay(10);
cd28ab6a
SH		 198 }
199
af043aa5 200 dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name);
ef743d33 201 return -ETIMEDOUT;
af043aa5
SH		 202io_error:
203 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
204 return -EIO;
ef743d33
SH		 205}
206
af043aa5 207static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
ef743d33
SH		 208{
209 u16 v;
af043aa5 210 __gm_phy_read(hw, port, reg, &v);
ef743d33 211 return v;
cd28ab6a
SH		 212}
213
5afa0a9c 214
ae306cca
SH		 215static void sky2_power_on(struct sky2_hw *hw)
216{
217 /* switch power to VCC (WA for VAUX problem) */
218 sky2_write8(hw, B0_POWER_CTRL,
219 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
5afa0a9c 220
ae306cca
SH		 221 /* disable Core Clock Division, */
222 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
d3bcfbeb 223
ae306cca
SH		 224 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
225 /* enable bits are inverted */
226 sky2_write8(hw, B2_Y2_CLK_GATE,
227 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
228 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
229 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
230 else
231 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
977bdf06 232
ea76e635 233 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
fc99fe06 234 u32 reg;
5afa0a9c 235
b32f40c4 236 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
b2345773 237
b32f40c4 238 reg = sky2_pci_read32(hw, PCI_DEV_REG4);
fc99fe06
SH		 239 /* set all bits to 0 except bits 15..12 and 8 */
240 reg &= P_ASPM_CONTROL_MSK;
b32f40c4 241 sky2_pci_write32(hw, PCI_DEV_REG4, reg);
fc99fe06 242
b32f40c4 243 reg = sky2_pci_read32(hw, PCI_DEV_REG5);
fc99fe06
SH		 244 /* set all bits to 0 except bits 28 & 27 */
245 reg &= P_CTL_TIM_VMAIN_AV_MSK;
b32f40c4 246 sky2_pci_write32(hw, PCI_DEV_REG5, reg);
fc99fe06 247
b32f40c4 248 sky2_pci_write32(hw, PCI_CFG_REG_1, 0);
8f70920f
SH		 249
250 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
251 reg = sky2_read32(hw, B2_GP_IO);
252 reg |= GLB_GPIO_STAT_RACE_DIS;
253 sky2_write32(hw, B2_GP_IO, reg);
b2345773
SH		 254
255 sky2_read32(hw, B2_GP_IO);
5afa0a9c 256 }
ae306cca 257}
5afa0a9c 258
ae306cca
SH		 259static void sky2_power_aux(struct sky2_hw *hw)
260{
261 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
262 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
263 else
264 /* enable bits are inverted */
265 sky2_write8(hw, B2_Y2_CLK_GATE,
266 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
267 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
268 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
269
270 /* switch power to VAUX */
271 if (sky2_read16(hw, B0_CTST) & Y2_VAUX_AVAIL)
272 sky2_write8(hw, B0_POWER_CTRL,
273 (PC_VAUX_ENA | PC_VCC_ENA |
274 PC_VAUX_ON | PC_VCC_OFF));
5afa0a9c
SH		 275}
276
d3bcfbeb 277static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
cd28ab6a
SH		 278{
279 u16 reg;
280
281 /* disable all GMAC IRQ's */
282 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
793b883e 283
cd28ab6a
SH		 284 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
285 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
286 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
287 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
288
289 reg = gma_read16(hw, port, GM_RX_CTRL);
290 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
291 gma_write16(hw, port, GM_RX_CTRL, reg);
292}
293
16ad91e1
SH		 294/* flow control to advertise bits */
295static const u16 copper_fc_adv[] = {
296 [FC_NONE] = 0,
297 [FC_TX] = PHY_M_AN_ASP,
298 [FC_RX] = PHY_M_AN_PC,
299 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
300};
301
302/* flow control to advertise bits when using 1000BaseX */
303static const u16 fiber_fc_adv[] = {
df3fe1f3 304 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
16ad91e1
SH		 305 [FC_TX] = PHY_M_P_ASYM_MD_X,
306 [FC_RX] = PHY_M_P_SYM_MD_X,
df3fe1f3 307 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
16ad91e1
SH		 308};
309
310/* flow control to GMA disable bits */
311static const u16 gm_fc_disable[] = {
312 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
313 [FC_TX] = GM_GPCR_FC_RX_DIS,
314 [FC_RX] = GM_GPCR_FC_TX_DIS,
315 [FC_BOTH] = 0,
316};
317
318
cd28ab6a
SH		 319static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
320{
321 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
2eaba1a2 322 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
cd28ab6a 323
ea76e635
SH		 324 if (sky2->autoneg == AUTONEG_ENABLE &&
325 !(hw->flags & SKY2_HW_NEWER_PHY)) {
cd28ab6a
SH		 326 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
327
328 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 329 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 330 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
331
53419c68 332 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
cd28ab6a 333 if (hw->chip_id == CHIP_ID_YUKON_EC)
53419c68 334 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 335 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
336 else
53419c68
SH		 337 /* set master & slave downshift counter to 1x */
338 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
cd28ab6a
SH		 339
340 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
341 }
342
343 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
b89165f2 344 if (sky2_is_copper(hw)) {
05745c4a 345 if (!(hw->flags & SKY2_HW_GIGABIT)) {
cd28ab6a
SH		 346 /* enable automatic crossover */
347 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
6d3105d5
SH		 348
349 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
350 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
351 u16 spec;
352
353 /* Enable Class A driver for FE+ A0 */
354 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
355 spec |= PHY_M_FESC_SEL_CL_A;
356 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
357 }
cd28ab6a
SH		 358 } else {
359 /* disable energy detect */
360 ctrl &= ~PHY_M_PC_EN_DET_MSK;
361
362 /* enable automatic crossover */
363 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
364
53419c68 365 /* downshift on PHY 88E1112 and 88E1149 is changed */
93745494 366 if (sky2->autoneg == AUTONEG_ENABLE
ea76e635 367 && (hw->flags & SKY2_HW_NEWER_PHY)) {
53419c68 368 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 369 ctrl &= ~PHY_M_PC_DSC_MSK;
370 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
371 }
372 }
cd28ab6a
SH		 373 } else {
374 /* workaround for deviation #4.88 (CRC errors) */
375 /* disable Automatic Crossover */
376
377 ctrl &= ~PHY_M_PC_MDIX_MSK;
b89165f2 378 }
cd28ab6a 379
b89165f2
SH		 380 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
381
382 /* special setup for PHY 88E1112 Fiber */
ea76e635 383 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
b89165f2 384 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a 385
b89165f2
SH		 386 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
387 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
388 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
389 ctrl &= ~PHY_M_MAC_MD_MSK;
390 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
391 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
392
393 if (hw->pmd_type == 'P') {
cd28ab6a
SH		 394 /* select page 1 to access Fiber registers */
395 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
b89165f2
SH		 396
397 /* for SFP-module set SIGDET polarity to low */
398 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
399 ctrl |= PHY_M_FIB_SIGD_POL;
34dd962b 400 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
cd28ab6a 401 }
b89165f2
SH		 402
403 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 404 }
405
7800fddc 406 ctrl = PHY_CT_RESET;
cd28ab6a
SH		 407 ct1000 = 0;
408 adv = PHY_AN_CSMA;
2eaba1a2 409 reg = 0;
cd28ab6a
SH		 410
411 if (sky2->autoneg == AUTONEG_ENABLE) {
b89165f2 412 if (sky2_is_copper(hw)) {
cd28ab6a
SH		 413 if (sky2->advertising & ADVERTISED_1000baseT_Full)
414 ct1000 |= PHY_M_1000C_AFD;
415 if (sky2->advertising & ADVERTISED_1000baseT_Half)
416 ct1000 |= PHY_M_1000C_AHD;
417 if (sky2->advertising & ADVERTISED_100baseT_Full)
418 adv |= PHY_M_AN_100_FD;
419 if (sky2->advertising & ADVERTISED_100baseT_Half)
420 adv |= PHY_M_AN_100_HD;
421 if (sky2->advertising & ADVERTISED_10baseT_Full)
422 adv |= PHY_M_AN_10_FD;
423 if (sky2->advertising & ADVERTISED_10baseT_Half)
424 adv |= PHY_M_AN_10_HD;
709c6e7b 425
16ad91e1 426 adv |= copper_fc_adv[sky2->flow_mode];
b89165f2
SH		 427 } else { /* special defines for FIBER (88E1040S only) */
428 if (sky2->advertising & ADVERTISED_1000baseT_Full)
429 adv |= PHY_M_AN_1000X_AFD;
430 if (sky2->advertising & ADVERTISED_1000baseT_Half)
431 adv |= PHY_M_AN_1000X_AHD;
cd28ab6a 432
16ad91e1 433 adv |= fiber_fc_adv[sky2->flow_mode];
709c6e7b 434 }
cd28ab6a
SH		 435
436 /* Restart Auto-negotiation */
437 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
438 } else {
439 /* forced speed/duplex settings */
440 ct1000 = PHY_M_1000C_MSE;
441
2eaba1a2
SH		 442 /* Disable auto update for duplex flow control and speed */
443 reg |= GM_GPCR_AU_ALL_DIS;
cd28ab6a
SH		 444
445 switch (sky2->speed) {
446 case SPEED_1000:
447 ctrl |= PHY_CT_SP1000;
2eaba1a2 448 reg |= GM_GPCR_SPEED_1000;
cd28ab6a
SH		 449 break;
450 case SPEED_100:
451 ctrl |= PHY_CT_SP100;
2eaba1a2 452 reg |= GM_GPCR_SPEED_100;
cd28ab6a
SH		 453 break;
454 }
455
2eaba1a2
SH		 456 if (sky2->duplex == DUPLEX_FULL) {
457 reg |= GM_GPCR_DUP_FULL;
458 ctrl |= PHY_CT_DUP_MD;
16ad91e1
SH		 459 } else if (sky2->speed < SPEED_1000)
460 sky2->flow_mode = FC_NONE;
2eaba1a2 461
2eaba1a2 462
16ad91e1 463 reg |= gm_fc_disable[sky2->flow_mode];
2eaba1a2
SH		 464
465 /* Forward pause packets to GMAC? */
16ad91e1 466 if (sky2->flow_mode & FC_RX)
2eaba1a2
SH		 467 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
468 else
469 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
cd28ab6a
SH		 470 }
471
2eaba1a2
SH		 472 gma_write16(hw, port, GM_GP_CTRL, reg);
473
05745c4a 474 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a
SH		 475 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
476
477 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
478 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
479
480 /* Setup Phy LED's */
481 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
482 ledover = 0;
483
484 switch (hw->chip_id) {
485 case CHIP_ID_YUKON_FE:
486 /* on 88E3082 these bits are at 11..9 (shifted left) */
487 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
488
489 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
490
491 /* delete ACT LED control bits */
492 ctrl &= ~PHY_M_FELP_LED1_MSK;
493 /* change ACT LED control to blink mode */
494 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
495 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
496 break;
497
05745c4a
SH		 498 case CHIP_ID_YUKON_FE_P:
499 /* Enable Link Partner Next Page */
500 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
501 ctrl |= PHY_M_PC_ENA_LIP_NP;
502
503 /* disable Energy Detect and enable scrambler */
504 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
505 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
506
507 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
508 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
509 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
510 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
511
512 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
513 break;
514
cd28ab6a 515 case CHIP_ID_YUKON_XL:
793b883e 516 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 517
518 /* select page 3 to access LED control register */
519 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
520
521 /* set LED Function Control register */
ed6d32c7
SH		 522 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
523 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
524 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
525 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
526 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 527
528 /* set Polarity Control register */
529 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 530 (PHY_M_POLC_LS1_P_MIX(4) |
531 PHY_M_POLC_IS0_P_MIX(4) |
532 PHY_M_POLC_LOS_CTRL(2) |
533 PHY_M_POLC_INIT_CTRL(2) |
534 PHY_M_POLC_STA1_CTRL(2) |
535 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 536
537 /* restore page register */
793b883e 538 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a 539 break;
93745494 540
ed6d32c7 541 case CHIP_ID_YUKON_EC_U:
93745494 542 case CHIP_ID_YUKON_EX:
ed4d4161 543 case CHIP_ID_YUKON_SUPR:
ed6d32c7
SH		 544 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
545
546 /* select page 3 to access LED control register */
547 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
548
549 /* set LED Function Control register */
550 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
551 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
552 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
553 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
554 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
555
556 /* set Blink Rate in LED Timer Control Register */
557 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
558 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
559 /* restore page register */
560 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
561 break;
cd28ab6a
SH		 562
563 default:
564 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
565 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
a84d0a3d 566
cd28ab6a 567 /* turn off the Rx LED (LED_RX) */
a84d0a3d 568 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
cd28ab6a
SH		 569 }
570
0ce8b98d 571 if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) {
977bdf06 572 /* apply fixes in PHY AFE */
ed6d32c7
SH		 573 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
574
977bdf06 575 /* increase differential signal amplitude in 10BASE-T */
ed6d32c7
SH		 576 gm_phy_write(hw, port, 0x18, 0xaa99);
577 gm_phy_write(hw, port, 0x17, 0x2011);
cd28ab6a 578
0ce8b98d
SH		 579 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
580 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
581 gm_phy_write(hw, port, 0x18, 0xa204);
582 gm_phy_write(hw, port, 0x17, 0x2002);
583 }
977bdf06
SH		 584
585 /* set page register to 0 */
9467a8fc 586 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
05745c4a
SH		 587 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
588 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
589 /* apply workaround for integrated resistors calibration */
590 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
591 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
e1a74b37
SH		 592 } else if (hw->chip_id != CHIP_ID_YUKON_EX &&
593 hw->chip_id < CHIP_ID_YUKON_SUPR) {
05745c4a 594 /* no effect on Yukon-XL */
977bdf06 595 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 596
977bdf06
SH		 597 if (sky2->autoneg == AUTONEG_DISABLE || sky2->speed == SPEED_100) {
598 /* turn on 100 Mbps LED (LED_LINK100) */
a84d0a3d 599 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
977bdf06 600 }
cd28ab6a 601
977bdf06
SH		 602 if (ledover)
603 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
604
605 }
2eaba1a2 606
d571b694 607 /* Enable phy interrupt on auto-negotiation complete (or link up) */
cd28ab6a
SH		 608 if (sky2->autoneg == AUTONEG_ENABLE)
609 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
610 else
611 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
612}
613
b96936da
SH		 614static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
615static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA };
616
617static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port)
d3bcfbeb
SH		 618{
619 u32 reg1;
d3bcfbeb 620
82637e80 621 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 622 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
b96936da 623 reg1 &= ~phy_power[port];
d3bcfbeb 624
b96936da 625 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
ff35164e
SH		 626 reg1 |= coma_mode[port];
627
b32f40c4 628 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
82637e80
SH		 629 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
630 sky2_pci_read32(hw, PCI_DEV_REG1);
f71eb1a2
SH		 631
632 if (hw->chip_id == CHIP_ID_YUKON_FE)
633 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE);
634 else if (hw->flags & SKY2_HW_ADV_POWER_CTL)
635 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
b96936da 636}
167f53d0 637
b96936da
SH		 638static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port)
639{
640 u32 reg1;
db99b988
SH		 641 u16 ctrl;
642
643 /* release GPHY Control reset */
644 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
645
646 /* release GMAC reset */
647 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
648
649 if (hw->flags & SKY2_HW_NEWER_PHY) {
650 /* select page 2 to access MAC control register */
651 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
652
653 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
654 /* allow GMII Power Down */
655 ctrl &= ~PHY_M_MAC_GMIF_PUP;
656 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
657
658 /* set page register back to 0 */
659 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
660 }
661
662 /* setup General Purpose Control Register */
663 gma_write16(hw, port, GM_GP_CTRL,
664 GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 | GM_GPCR_AU_ALL_DIS);
665
666 if (hw->chip_id != CHIP_ID_YUKON_EC) {
667 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
e484d5f5
RW		 668 /* select page 2 to access MAC control register */
669 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
db99b988 670
e484d5f5 671 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
db99b988
SH		 672 /* enable Power Down */
673 ctrl |= PHY_M_PC_POW_D_ENA;
674 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
e484d5f5
RW		 675
676 /* set page register back to 0 */
677 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
db99b988
SH		 678 }
679
680 /* set IEEE compatible Power Down Mode (dev. #4.99) */
681 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN);
682 }
b96936da
SH		 683
684 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
685 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
db99b988 686 reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */
b96936da
SH		 687 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
688 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
d3bcfbeb
SH		 689}
690
1b537565
SH		 691/* Force a renegotiation */
692static void sky2_phy_reinit(struct sky2_port *sky2)
693{
e07b1aa8 694 spin_lock_bh(&sky2->phy_lock);
1b537565 695 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 696 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 697}
698
e3173832
SH		 699/* Put device in state to listen for Wake On Lan */
700static void sky2_wol_init(struct sky2_port *sky2)
701{
702 struct sky2_hw *hw = sky2->hw;
703 unsigned port = sky2->port;
704 enum flow_control save_mode;
705 u16 ctrl;
706 u32 reg1;
707
708 /* Bring hardware out of reset */
709 sky2_write16(hw, B0_CTST, CS_RST_CLR);
710 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
711
712 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
713 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
714
715 /* Force to 10/100
716 * sky2_reset will re-enable on resume
717 */
718 save_mode = sky2->flow_mode;
719 ctrl = sky2->advertising;
720
721 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
722 sky2->flow_mode = FC_NONE;
b96936da
SH		 723
724 spin_lock_bh(&sky2->phy_lock);
725 sky2_phy_power_up(hw, port);
726 sky2_phy_init(hw, port);
727 spin_unlock_bh(&sky2->phy_lock);
e3173832
SH		 728
729 sky2->flow_mode = save_mode;
730 sky2->advertising = ctrl;
731
732 /* Set GMAC to no flow control and auto update for speed/duplex */
733 gma_write16(hw, port, GM_GP_CTRL,
734 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
735 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
736
737 /* Set WOL address */
738 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
739 sky2->netdev->dev_addr, ETH_ALEN);
740
741 /* Turn on appropriate WOL control bits */
742 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
743 ctrl = 0;
744 if (sky2->wol & WAKE_PHY)
745 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
746 else
747 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
748
749 if (sky2->wol & WAKE_MAGIC)
750 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
751 else
752 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;;
753
754 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
755 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
756
757 /* Turn on legacy PCI-Express PME mode */
b32f40c4 758 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
e3173832 759 reg1 |= PCI_Y2_PME_LEGACY;
b32f40c4 760 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
e3173832
SH		 761
762 /* block receiver */
763 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
764
765}
766
69161611
SH		 767static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
768{
05745c4a
SH		 769 struct net_device *dev = hw->dev[port];
770
ed4d4161
SH		 771 if ( (hw->chip_id == CHIP_ID_YUKON_EX &&
772 hw->chip_rev != CHIP_REV_YU_EX_A0) ||
773 hw->chip_id == CHIP_ID_YUKON_FE_P ||
774 hw->chip_id == CHIP_ID_YUKON_SUPR) {
775 /* Yukon-Extreme B0 and further Extreme devices */
776 /* enable Store & Forward mode for TX */
05745c4a 777
ed4d4161
SH		 778 if (dev->mtu <= ETH_DATA_LEN)
779 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
780 TX_JUMBO_DIS | TX_STFW_ENA);
69161611 781
ed4d4161
SH		 782 else
783 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
784 TX_JUMBO_ENA| TX_STFW_ENA);
785 } else {
786 if (dev->mtu <= ETH_DATA_LEN)
787 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
788 else {
789 /* set Tx GMAC FIFO Almost Empty Threshold */
790 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
791 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
69161611 792
ed4d4161
SH		 793 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
794
795 /* Can't do offload because of lack of store/forward */
796 dev->features &= ~(NETIF_F_TSO | NETIF_F_SG | NETIF_F_ALL_CSUM);
797 }
69161611
SH		 798 }
799}
800
cd28ab6a
SH		 801static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
802{
803 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
804 u16 reg;
25cccecc 805 u32 rx_reg;
cd28ab6a
SH		 806 int i;
807 const u8 *addr = hw->dev[port]->dev_addr;
808
f350339c
SH		 809 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
810 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
cd28ab6a
SH		 811
812 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
813
793b883e 814 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 815 /* WA DEV_472 -- looks like crossed wires on port 2 */
816 /* clear GMAC 1 Control reset */
817 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
818 do {
819 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
820 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
821 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
822 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
823 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
824 }
825
793b883e 826 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 827
2eaba1a2
SH		 828 /* Enable Transmit FIFO Underrun */
829 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
830
e07b1aa8 831 spin_lock_bh(&sky2->phy_lock);
b96936da 832 sky2_phy_power_up(hw, port);
cd28ab6a 833 sky2_phy_init(hw, port);
e07b1aa8 834 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 835
836 /* MIB clear */
837 reg = gma_read16(hw, port, GM_PHY_ADDR);
838 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
839
43f2f104
SH		 840 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
841 gma_read16(hw, port, i);
cd28ab6a
SH		 842 gma_write16(hw, port, GM_PHY_ADDR, reg);
843
844 /* transmit control */
845 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
846
847 /* receive control reg: unicast + multicast + no FCS */
848 gma_write16(hw, port, GM_RX_CTRL,
793b883e 849 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 850
851 /* transmit flow control */
852 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
853
854 /* transmit parameter */
855 gma_write16(hw, port, GM_TX_PARAM,
856 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
857 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
858 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
859 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
860
861 /* serial mode register */
862 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 863 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 864
6b1a3aef 865 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 866 reg |= GM_SMOD_JUMBO_ENA;
867
868 gma_write16(hw, port, GM_SERIAL_MODE, reg);
869
cd28ab6a
SH		 870 /* virtual address for data */
871 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
872
793b883e
SH		 873 /* physical address: used for pause frames */
874 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
875
876 /* ignore counter overflows */
cd28ab6a
SH		 877 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
878 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
879 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
880
881 /* Configure Rx MAC FIFO */
882 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
25cccecc 883 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
05745c4a
SH		 884 if (hw->chip_id == CHIP_ID_YUKON_EX ||
885 hw->chip_id == CHIP_ID_YUKON_FE_P)
25cccecc 886 rx_reg |= GMF_RX_OVER_ON;
69161611 887
25cccecc 888 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
cd28ab6a 889
798fdd07
SH		 890 if (hw->chip_id == CHIP_ID_YUKON_XL) {
891 /* Hardware errata - clear flush mask */
892 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0);
893 } else {
894 /* Flush Rx MAC FIFO on any flow control or error */
895 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
896 }
cd28ab6a 897
8df9a876 898 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
05745c4a
SH		 899 reg = RX_GMF_FL_THR_DEF + 1;
900 /* Another magic mystery workaround from sk98lin */
901 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
902 hw->chip_rev == CHIP_REV_YU_FE2_A0)
903 reg = 0x178;
904 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
cd28ab6a
SH		 905
906 /* Configure Tx MAC FIFO */
907 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
908 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0 909
e0c28116 910 /* On chips without ram buffer, pause is controled by MAC level */
39dbd958 911 if (!(hw->flags & SKY2_HW_RAM_BUFFER)) {
8df9a876 912 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
5a5b1ea0 913 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
b628ed98 914
69161611 915 sky2_set_tx_stfwd(hw, port);
5a5b1ea0
SH		 916 }
917
e970d1f8
SH		 918 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
919 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
920 /* disable dynamic watermark */
921 reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA));
922 reg &= ~TX_DYN_WM_ENA;
923 sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg);
924 }
cd28ab6a
SH		 925}
926
67712901
SH		 927/* Assign Ram Buffer allocation to queue */
928static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
cd28ab6a 929{
67712901
SH		 930 u32 end;
931
932 /* convert from K bytes to qwords used for hw register */
933 start *= 1024/8;
934 space *= 1024/8;
935 end = start + space - 1;
793b883e 936
cd28ab6a
SH		 937 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
938 sky2_write32(hw, RB_ADDR(q, RB_START), start);
939 sky2_write32(hw, RB_ADDR(q, RB_END), end);
940 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
941 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
942
943 if (q == Q_R1 || q == Q_R2) {
1c28f6ba 944 u32 tp = space - space/4;
793b883e 945
1c28f6ba
SH		 946 /* On receive queue's set the thresholds
947 * give receiver priority when > 3/4 full
948 * send pause when down to 2K
949 */
950 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
951 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 952
1c28f6ba
SH		 953 tp = space - 2048/8;
954 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
955 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 956 } else {
957 /* Enable store & forward on Tx queue's because
958 * Tx FIFO is only 1K on Yukon
959 */
960 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
961 }
962
963 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 964 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 965}
966
cd28ab6a 967/* Setup Bus Memory Interface */
af4ed7e6 968static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 969{
970 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
971 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
972 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 973 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 974}
975
cd28ab6a
SH		 976/* Setup prefetch unit registers. This is the interface between
977 * hardware and driver list elements
978 */
8cc048e3 979static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
cd28ab6a
SH		 980 u64 addr, u32 last)
981{
cd28ab6a
SH		 982 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
983 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
984 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), addr >> 32);
985 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), (u32) addr);
986 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
987 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 988
989 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 990}
991
793b883e
SH		 992static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2)
993{
994 struct sky2_tx_le *le = sky2->tx_le + sky2->tx_prod;
995
cb5d9547 996 sky2->tx_prod = RING_NEXT(sky2->tx_prod, TX_RING_SIZE);
291ea614 997 le->ctrl = 0;
793b883e
SH		 998 return le;
999}
cd28ab6a 1000
88f5f0ca
SH		 1001static void tx_init(struct sky2_port *sky2)
1002{
1003 struct sky2_tx_le *le;
1004
1005 sky2->tx_prod = sky2->tx_cons = 0;
1006 sky2->tx_tcpsum = 0;
1007 sky2->tx_last_mss = 0;
1008
1009 le = get_tx_le(sky2);
1010 le->addr = 0;
1011 le->opcode = OP_ADDR64 | HW_OWNER;
88f5f0ca
SH		 1012}
1013
291ea614
SH		 1014static inline struct tx_ring_info *tx_le_re(struct sky2_port *sky2,
1015 struct sky2_tx_le *le)
1016{
1017 return sky2->tx_ring + (le - sky2->tx_le);
1018}
1019
290d4de5
SH		 1020/* Update chip's next pointer */
1021static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 1022{
50432cb5 1023 /* Make sure write' to descriptors are complete before we tell hardware */
762c2de2 1024 wmb();
50432cb5
SH		 1025 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
1026
1027 /* Synchronize I/O on since next processor may write to tail */
1028 mmiowb();
cd28ab6a
SH		 1029}
1030
793b883e 1031
cd28ab6a
SH		 1032static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
1033{
1034 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
cb5d9547 1035 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
291ea614 1036 le->ctrl = 0;
cd28ab6a
SH		 1037 return le;
1038}
1039
14d0263f
SH		 1040/* Build description to hardware for one receive segment */
1041static void sky2_rx_add(struct sky2_port *sky2, u8 op,
1042 dma_addr_t map, unsigned len)
cd28ab6a
SH		 1043{
1044 struct sky2_rx_le *le;
1045
86c6887e 1046 if (sizeof(dma_addr_t) > sizeof(u32)) {
cd28ab6a 1047 le = sky2_next_rx(sky2);
86c6887e 1048 le->addr = cpu_to_le32(upper_32_bits(map));
cd28ab6a
SH		 1049 le->opcode = OP_ADDR64 | HW_OWNER;
1050 }
793b883e 1051
cd28ab6a 1052 le = sky2_next_rx(sky2);
734d1868
SH		 1053 le->addr = cpu_to_le32((u32) map);
1054 le->length = cpu_to_le16(len);
14d0263f 1055 le->opcode = op | HW_OWNER;
cd28ab6a
SH		 1056}
1057
14d0263f
SH		 1058/* Build description to hardware for one possibly fragmented skb */
1059static void sky2_rx_submit(struct sky2_port *sky2,
1060 const struct rx_ring_info *re)
1061{
1062 int i;
1063
1064 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
1065
1066 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
1067 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
1068}
1069
1070
454e6cb6 1071static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
14d0263f
SH		 1072 unsigned size)
1073{
1074 struct sk_buff *skb = re->skb;
1075 int i;
1076
1077 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
454e6cb6
SH		 1078 if (unlikely(pci_dma_mapping_error(pdev, re->data_addr)))
1079 return -EIO;
1080
14d0263f
SH		 1081 pci_unmap_len_set(re, data_size, size);
1082
1083 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1084 re->frag_addr[i] = pci_map_page(pdev,
1085 skb_shinfo(skb)->frags[i].page,
1086 skb_shinfo(skb)->frags[i].page_offset,
1087 skb_shinfo(skb)->frags[i].size,
1088 PCI_DMA_FROMDEVICE);
454e6cb6 1089 return 0;
14d0263f
SH		 1090}
1091
1092static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1093{
1094 struct sk_buff *skb = re->skb;
1095 int i;
1096
1097 pci_unmap_single(pdev, re->data_addr, pci_unmap_len(re, data_size),
1098 PCI_DMA_FROMDEVICE);
1099
1100 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1101 pci_unmap_page(pdev, re->frag_addr[i],
1102 skb_shinfo(skb)->frags[i].size,
1103 PCI_DMA_FROMDEVICE);
1104}
793b883e 1105
cd28ab6a
SH		 1106/* Tell chip where to start receive checksum.
1107 * Actually has two checksums, but set both same to avoid possible byte
1108 * order problems.
1109 */
793b883e 1110static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a 1111{
ea76e635 1112 struct sky2_rx_le *le = sky2_next_rx(sky2);
793b883e 1113
ea76e635
SH		 1114 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1115 le->ctrl = 0;
1116 le->opcode = OP_TCPSTART | HW_OWNER;
cd28ab6a 1117
ea76e635
SH		 1118 sky2_write32(sky2->hw,
1119 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
1120 sky2->rx_csum ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 1121}
1122
6b1a3aef
SH		 1123/*
1124 * The RX Stop command will not work for Yukon-2 if the BMU does not
1125 * reach the end of packet and since we can't make sure that we have
1126 * incoming data, we must reset the BMU while it is not doing a DMA
1127 * transfer. Since it is possible that the RX path is still active,
1128 * the RX RAM buffer will be stopped first, so any possible incoming
1129 * data will not trigger a DMA. After the RAM buffer is stopped, the
1130 * BMU is polled until any DMA in progress is ended and only then it
1131 * will be reset.
1132 */
1133static void sky2_rx_stop(struct sky2_port *sky2)
1134{
1135 struct sky2_hw *hw = sky2->hw;
1136 unsigned rxq = rxqaddr[sky2->port];
1137 int i;
1138
1139 /* disable the RAM Buffer receive queue */
1140 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1141
1142 for (i = 0; i < 0xffff; i++)
1143 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1144 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1145 goto stopped;
1146
1147 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
1148 sky2->netdev->name);
1149stopped:
1150 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1151
1152 /* reset the Rx prefetch unit */
1153 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
50432cb5 1154 mmiowb();
6b1a3aef 1155}
793b883e 1156
d571b694 1157/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 1158static void sky2_rx_clean(struct sky2_port *sky2)
1159{
1160 unsigned i;
1161
1162 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 1163 for (i = 0; i < sky2->rx_pending; i++) {
291ea614 1164 struct rx_ring_info *re = sky2->rx_ring + i;
cd28ab6a
SH		 1165
1166 if (re->skb) {
14d0263f 1167 sky2_rx_unmap_skb(sky2->hw->pdev, re);
cd28ab6a
SH		 1168 kfree_skb(re->skb);
1169 re->skb = NULL;
1170 }
1171 }
1172}
1173
ef743d33
SH		 1174/* Basic MII support */
1175static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1176{
1177 struct mii_ioctl_data *data = if_mii(ifr);
1178 struct sky2_port *sky2 = netdev_priv(dev);
1179 struct sky2_hw *hw = sky2->hw;
1180 int err = -EOPNOTSUPP;
1181
1182 if (!netif_running(dev))
1183 return -ENODEV; /* Phy still in reset */
1184
d89e1343 1185 switch (cmd) {
ef743d33
SH		 1186 case SIOCGMIIPHY:
1187 data->phy_id = PHY_ADDR_MARV;
1188
1189 /* fallthru */
1190 case SIOCGMIIREG: {
1191 u16 val = 0;
91c86df5 1192
e07b1aa8 1193 spin_lock_bh(&sky2->phy_lock);
ef743d33 1194 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 1195 spin_unlock_bh(&sky2->phy_lock);
91c86df5 1196
ef743d33
SH		 1197 data->val_out = val;
1198 break;
1199 }
1200
1201 case SIOCSMIIREG:
1202 if (!capable(CAP_NET_ADMIN))
1203 return -EPERM;
1204
e07b1aa8 1205 spin_lock_bh(&sky2->phy_lock);
ef743d33
SH		 1206 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1207 data->val_in);
e07b1aa8 1208 spin_unlock_bh(&sky2->phy_lock);
ef743d33
SH		 1209 break;
1210 }
1211 return err;
1212}
1213
d1f13708 1214#ifdef SKY2_VLAN_TAG_USED
d494eacd 1215static void sky2_set_vlan_mode(struct sky2_hw *hw, u16 port, bool onoff)
d1f13708 1216{
d494eacd 1217 if (onoff) {
3d4e66f5
SH		 1218 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1219 RX_VLAN_STRIP_ON);
1220 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1221 TX_VLAN_TAG_ON);
1222 } else {
1223 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1224 RX_VLAN_STRIP_OFF);
1225 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1226 TX_VLAN_TAG_OFF);
1227 }
d494eacd
SH		 1228}
1229
1230static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
1231{
1232 struct sky2_port *sky2 = netdev_priv(dev);
1233 struct sky2_hw *hw = sky2->hw;
1234 u16 port = sky2->port;
1235
1236 netif_tx_lock_bh(dev);
1237 napi_disable(&hw->napi);
1238
1239 sky2->vlgrp = grp;
1240 sky2_set_vlan_mode(hw, port, grp != NULL);
d1f13708 1241
d1d08d12 1242 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 1243 napi_enable(&hw->napi);
2bb8c262 1244 netif_tx_unlock_bh(dev);
d1f13708
SH		 1245}
1246#endif
1247
82788c7a 1248/*
14d0263f
SH		 1249 * Allocate an skb for receiving. If the MTU is large enough
1250 * make the skb non-linear with a fragment list of pages.
82788c7a 1251 */
14d0263f 1252static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2)
82788c7a
SH		 1253{
1254 struct sk_buff *skb;
14d0263f 1255 int i;
82788c7a 1256
39dbd958 1257 if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) {
f03b8654
SH		 1258 unsigned char *start;
1259 /*
1260 * Workaround for a bug in FIFO that cause hang
1261 * if the FIFO if the receive buffer is not 64 byte aligned.
1262 * The buffer returned from netdev_alloc_skb is
1263 * aligned except if slab debugging is enabled.
1264 */
1265 skb = netdev_alloc_skb(sky2->netdev, sky2->rx_data_size + 8);
1266 if (!skb)
1267 goto nomem;
1268 start = PTR_ALIGN(skb->data, 8);
1269 skb_reserve(skb, start - skb->data);
1270 } else {
1271 skb = netdev_alloc_skb(sky2->netdev,
1272 sky2->rx_data_size + NET_IP_ALIGN);
1273 if (!skb)
1274 goto nomem;
1275 skb_reserve(skb, NET_IP_ALIGN);
1276 }
14d0263f
SH		 1277
1278 for (i = 0; i < sky2->rx_nfrags; i++) {
1279 struct page *page = alloc_page(GFP_ATOMIC);
1280
1281 if (!page)
1282 goto free_partial;
1283 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
82788c7a
SH		 1284 }
1285
1286 return skb;
14d0263f
SH		 1287free_partial:
1288 kfree_skb(skb);
1289nomem:
1290 return NULL;
82788c7a
SH		 1291}
1292
55c9dd35
SH		 1293static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1294{
1295 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1296}
1297
cd28ab6a
SH		 1298/*
1299 * Allocate and setup receiver buffer pool.
14d0263f
SH		 1300 * Normal case this ends up creating one list element for skb
1301 * in the receive ring. Worst case if using large MTU and each
1302 * allocation falls on a different 64 bit region, that results
1303 * in 6 list elements per ring entry.
1304 * One element is used for checksum enable/disable, and one
1305 * extra to avoid wrap.
cd28ab6a 1306 */
6b1a3aef 1307static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 1308{
6b1a3aef 1309 struct sky2_hw *hw = sky2->hw;
14d0263f 1310 struct rx_ring_info *re;
6b1a3aef 1311 unsigned rxq = rxqaddr[sky2->port];
5f06eba4 1312 unsigned i, size, thresh;
cd28ab6a 1313
6b1a3aef 1314 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 1315 sky2_qset(hw, rxq);
977bdf06 1316
c3905bc4
SH		 1317 /* On PCI express lowering the watermark gives better performance */
1318 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
1319 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1320
1321 /* These chips have no ram buffer?
1322 * MAC Rx RAM Read is controlled by hardware */
8df9a876 1323 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
c3905bc4
SH		 1324 (hw->chip_rev == CHIP_REV_YU_EC_U_A1
1325 || hw->chip_rev == CHIP_REV_YU_EC_U_B0))
f449c7c1 1326 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
977bdf06 1327
6b1a3aef
SH		 1328 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1329
ea76e635
SH		 1330 if (!(hw->flags & SKY2_HW_NEW_LE))
1331 rx_set_checksum(sky2);
14d0263f
SH		 1332
1333 /* Space needed for frame data + headers rounded up */
f957da2a 1334 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
14d0263f
SH		 1335
1336 /* Stopping point for hardware truncation */
1337 thresh = (size - 8) / sizeof(u32);
1338
5f06eba4 1339 sky2->rx_nfrags = size >> PAGE_SHIFT;
14d0263f
SH		 1340 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1341
5f06eba4
SH		 1342 /* Compute residue after pages */
1343 size -= sky2->rx_nfrags << PAGE_SHIFT;
14d0263f 1344
5f06eba4
SH		 1345 /* Optimize to handle small packets and headers */
1346 if (size < copybreak)
1347 size = copybreak;
1348 if (size < ETH_HLEN)
1349 size = ETH_HLEN;
14d0263f 1350
14d0263f
SH		 1351 sky2->rx_data_size = size;
1352
1353 /* Fill Rx ring */
793b883e 1354 for (i = 0; i < sky2->rx_pending; i++) {
14d0263f 1355 re = sky2->rx_ring + i;
cd28ab6a 1356
14d0263f 1357 re->skb = sky2_rx_alloc(sky2);
cd28ab6a
SH		 1358 if (!re->skb)
1359 goto nomem;
1360
454e6cb6
SH		 1361 if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) {
1362 dev_kfree_skb(re->skb);
1363 re->skb = NULL;
1364 goto nomem;
1365 }
1366
14d0263f 1367 sky2_rx_submit(sky2, re);
cd28ab6a
SH		 1368 }
1369
a1433ac4
SH		 1370 /*
1371 * The receiver hangs if it receives frames larger than the
1372 * packet buffer. As a workaround, truncate oversize frames, but
1373 * the register is limited to 9 bits, so if you do frames > 2052
1374 * you better get the MTU right!
1375 */
a1433ac4
SH		 1376 if (thresh > 0x1ff)
1377 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1378 else {
1379 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1380 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1381 }
1382
6b1a3aef 1383 /* Tell chip about available buffers */
55c9dd35 1384 sky2_rx_update(sky2, rxq);
cd28ab6a
SH		 1385 return 0;
1386nomem:
1387 sky2_rx_clean(sky2);
1388 return -ENOMEM;
1389}
1390
1391/* Bring up network interface. */
1392static int sky2_up(struct net_device *dev)
1393{
1394 struct sky2_port *sky2 = netdev_priv(dev);
1395 struct sky2_hw *hw = sky2->hw;
1396 unsigned port = sky2->port;
e0c28116 1397 u32 imask, ramsize;
ee7abb04 1398 int cap, err = -ENOMEM;
843a46f4 1399 struct net_device *otherdev = hw->dev[sky2->port^1];
cd28ab6a 1400
ee7abb04
SH		 1401 /*
1402 * On dual port PCI-X card, there is an problem where status
1403 * can be received out of order due to split transactions
843a46f4 1404 */
ee7abb04
SH		 1405 if (otherdev && netif_running(otherdev) &&
1406 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
ee7abb04
SH		 1407 u16 cmd;
1408
b32f40c4 1409 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
ee7abb04 1410 cmd &= ~PCI_X_CMD_MAX_SPLIT;
b32f40c4
SH		 1411 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1412
ee7abb04 1413 }
843a46f4 1414
55d7b4e6
SH		 1415 netif_carrier_off(dev);
1416
cd28ab6a
SH		 1417 /* must be power of 2 */
1418 sky2->tx_le = pci_alloc_consistent(hw->pdev,
793b883e
SH		 1419 TX_RING_SIZE *
1420 sizeof(struct sky2_tx_le),
cd28ab6a
SH		 1421 &sky2->tx_le_map);
1422 if (!sky2->tx_le)
1423 goto err_out;
1424
6cdbbdf3 1425 sky2->tx_ring = kcalloc(TX_RING_SIZE, sizeof(struct tx_ring_info),
cd28ab6a
SH		 1426 GFP_KERNEL);
1427 if (!sky2->tx_ring)
1428 goto err_out;
88f5f0ca
SH		 1429
1430 tx_init(sky2);
cd28ab6a
SH		 1431
1432 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1433 &sky2->rx_le_map);
1434 if (!sky2->rx_le)
1435 goto err_out;
1436 memset(sky2->rx_le, 0, RX_LE_BYTES);
1437
291ea614 1438 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
cd28ab6a
SH		 1439 GFP_KERNEL);
1440 if (!sky2->rx_ring)
1441 goto err_out;
1442
1443 sky2_mac_init(hw, port);
1444
e0c28116
SH		 1445 /* Register is number of 4K blocks on internal RAM buffer. */
1446 ramsize = sky2_read8(hw, B2_E_0) * 4;
1447 if (ramsize > 0) {
67712901 1448 u32 rxspace;
cd28ab6a 1449
39dbd958 1450 hw->flags |= SKY2_HW_RAM_BUFFER;
e0c28116 1451 pr_debug(PFX "%s: ram buffer %dK\n", dev->name, ramsize);
67712901
SH		 1452 if (ramsize < 16)
1453 rxspace = ramsize / 2;
1454 else
1455 rxspace = 8 + (2*(ramsize - 16))/3;
cd28ab6a 1456
67712901
SH		 1457 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1458 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1459
1460 /* Make sure SyncQ is disabled */
1461 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1462 RB_RST_SET);
1463 }
793b883e 1464
af4ed7e6 1465 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1466
69161611
SH		 1467 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1468 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1469 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1470
977bdf06 1471 /* Set almost empty threshold */
c2716fb4
SH		 1472 if (hw->chip_id == CHIP_ID_YUKON_EC_U
1473 && hw->chip_rev == CHIP_REV_YU_EC_U_A0)
b628ed98 1474 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
5a5b1ea0 1475
6b1a3aef
SH		 1476 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1477 TX_RING_SIZE - 1);
cd28ab6a 1478
d494eacd
SH		 1479#ifdef SKY2_VLAN_TAG_USED
1480 sky2_set_vlan_mode(hw, port, sky2->vlgrp != NULL);
1481#endif
1482
6b1a3aef 1483 err = sky2_rx_start(sky2);
6de16237 1484 if (err)
cd28ab6a
SH		 1485 goto err_out;
1486
cd28ab6a 1487 /* Enable interrupts from phy/mac for port */
e07b1aa8 1488 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1489 imask |= portirq_msk[port];
e07b1aa8
SH		 1490 sky2_write32(hw, B0_IMSK, imask);
1491
a7bffe72 1492 sky2_set_multicast(dev);
a11da890
AD		 1493
1494 if (netif_msg_ifup(sky2))
1495 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
cd28ab6a
SH		 1496 return 0;
1497
1498err_out:
1b537565 1499 if (sky2->rx_le) {
cd28ab6a
SH		 1500 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1501 sky2->rx_le, sky2->rx_le_map);
1b537565
SH		 1502 sky2->rx_le = NULL;
1503 }
1504 if (sky2->tx_le) {
cd28ab6a
SH		 1505 pci_free_consistent(hw->pdev,
1506 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1507 sky2->tx_le, sky2->tx_le_map);
1b537565
SH		 1508 sky2->tx_le = NULL;
1509 }
1510 kfree(sky2->tx_ring);
1511 kfree(sky2->rx_ring);
cd28ab6a 1512
1b537565
SH		 1513 sky2->tx_ring = NULL;
1514 sky2->rx_ring = NULL;
cd28ab6a
SH		 1515 return err;
1516}
1517
793b883e
SH		 1518/* Modular subtraction in ring */
1519static inline int tx_dist(unsigned tail, unsigned head)
1520{
cb5d9547 1521 return (head - tail) & (TX_RING_SIZE - 1);
793b883e 1522}
cd28ab6a 1523
793b883e
SH		 1524/* Number of list elements available for next tx */
1525static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1526{
793b883e 1527 return sky2->tx_pending - tx_dist(sky2->tx_cons, sky2->tx_prod);
cd28ab6a
SH		 1528}
1529
793b883e 1530/* Estimate of number of transmit list elements required */
28bd181a 1531static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1532{
793b883e
SH		 1533 unsigned count;
1534
1535 count = sizeof(dma_addr_t) / sizeof(u32);
1536 count += skb_shinfo(skb)->nr_frags * count;
1537
89114afd 1538 if (skb_is_gso(skb))
793b883e
SH		 1539 ++count;
1540
84fa7933 1541 if (skb->ip_summed == CHECKSUM_PARTIAL)
793b883e
SH		 1542 ++count;
1543
1544 return count;
cd28ab6a
SH		 1545}
1546
793b883e
SH		 1547/*
1548 * Put one packet in ring for transmit.
1549 * A single packet can generate multiple list elements, and
1550 * the number of ring elements will probably be less than the number
1551 * of list elements used.
1552 */
cd28ab6a
SH		 1553static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1554{
1555 struct sky2_port *sky2 = netdev_priv(dev);
1556 struct sky2_hw *hw = sky2->hw;
d1f13708 1557 struct sky2_tx_le *le = NULL;
6cdbbdf3 1558 struct tx_ring_info *re;
454e6cb6 1559 unsigned i, len, first_slot;
cd28ab6a 1560 dma_addr_t mapping;
cd28ab6a
SH		 1561 u16 mss;
1562 u8 ctrl;
1563
2bb8c262
SH		 1564 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1565 return NETDEV_TX_BUSY;
cd28ab6a 1566
cd28ab6a
SH		 1567 len = skb_headlen(skb);
1568 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
793b883e 1569
454e6cb6
SH		 1570 if (pci_dma_mapping_error(hw->pdev, mapping))
1571 goto mapping_error;
1572
1573 first_slot = sky2->tx_prod;
1574 if (unlikely(netif_msg_tx_queued(sky2)))
1575 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
1576 dev->name, first_slot, skb->len);
1577
86c6887e
SH		 1578 /* Send high bits if needed */
1579 if (sizeof(dma_addr_t) > sizeof(u32)) {
793b883e 1580 le = get_tx_le(sky2);
86c6887e 1581 le->addr = cpu_to_le32(upper_32_bits(mapping));
793b883e 1582 le->opcode = OP_ADDR64 | HW_OWNER;
793b883e 1583 }
cd28ab6a
SH		 1584
1585 /* Check for TCP Segmentation Offload */
7967168c 1586 mss = skb_shinfo(skb)->gso_size;
793b883e 1587 if (mss != 0) {
ea76e635
SH		 1588
1589 if (!(hw->flags & SKY2_HW_NEW_LE))
69161611
SH		 1590 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1591
1592 if (mss != sky2->tx_last_mss) {
1593 le = get_tx_le(sky2);
1594 le->addr = cpu_to_le32(mss);
ea76e635
SH		 1595
1596 if (hw->flags & SKY2_HW_NEW_LE)
69161611
SH		 1597 le->opcode = OP_MSS | HW_OWNER;
1598 else
1599 le->opcode = OP_LRGLEN | HW_OWNER;
e07560cd
SH		 1600 sky2->tx_last_mss = mss;
1601 }
cd28ab6a
SH		 1602 }
1603
cd28ab6a 1604 ctrl = 0;
d1f13708
SH		 1605#ifdef SKY2_VLAN_TAG_USED
1606 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1607 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1608 if (!le) {
1609 le = get_tx_le(sky2);
f65b138c 1610 le->addr = 0;
d1f13708 1611 le->opcode = OP_VLAN|HW_OWNER;
d1f13708
SH		 1612 } else
1613 le->opcode |= OP_VLAN;
1614 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1615 ctrl |= INS_VLAN;
1616 }
1617#endif
1618
1619 /* Handle TCP checksum offload */
84fa7933 1620 if (skb->ip_summed == CHECKSUM_PARTIAL) {
69161611 1621 /* On Yukon EX (some versions) encoding change. */
ea76e635 1622 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
69161611
SH		 1623 ctrl |= CALSUM; /* auto checksum */
1624 else {
1625 const unsigned offset = skb_transport_offset(skb);
1626 u32 tcpsum;
1627
1628 tcpsum = offset << 16; /* sum start */
1629 tcpsum |= offset + skb->csum_offset; /* sum write */
1630
1631 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1632 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1633 ctrl |= UDPTCP;
1634
1635 if (tcpsum != sky2->tx_tcpsum) {
1636 sky2->tx_tcpsum = tcpsum;
1637
1638 le = get_tx_le(sky2);
1639 le->addr = cpu_to_le32(tcpsum);
1640 le->length = 0; /* initial checksum value */
1641 le->ctrl = 1; /* one packet */
1642 le->opcode = OP_TCPLISW | HW_OWNER;
1643 }
1d179332 1644 }
cd28ab6a
SH		 1645 }
1646
1647 le = get_tx_le(sky2);
f65b138c 1648 le->addr = cpu_to_le32((u32) mapping);
cd28ab6a
SH		 1649 le->length = cpu_to_le16(len);
1650 le->ctrl = ctrl;
793b883e 1651 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1652
291ea614 1653 re = tx_le_re(sky2, le);
cd28ab6a 1654 re->skb = skb;
6cdbbdf3 1655 pci_unmap_addr_set(re, mapaddr, mapping);
291ea614 1656 pci_unmap_len_set(re, maplen, len);
cd28ab6a
SH		 1657
1658 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
291ea614 1659 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
cd28ab6a
SH		 1660
1661 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1662 frag->size, PCI_DMA_TODEVICE);
86c6887e 1663
454e6cb6
SH		 1664 if (pci_dma_mapping_error(hw->pdev, mapping))
1665 goto mapping_unwind;
1666
86c6887e 1667 if (sizeof(dma_addr_t) > sizeof(u32)) {
793b883e 1668 le = get_tx_le(sky2);
86c6887e 1669 le->addr = cpu_to_le32(upper_32_bits(mapping));
793b883e
SH		 1670 le->ctrl = 0;
1671 le->opcode = OP_ADDR64 | HW_OWNER;
cd28ab6a
SH		 1672 }
1673
1674 le = get_tx_le(sky2);
f65b138c 1675 le->addr = cpu_to_le32((u32) mapping);
cd28ab6a
SH		 1676 le->length = cpu_to_le16(frag->size);
1677 le->ctrl = ctrl;
793b883e 1678 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1679
291ea614
SH		 1680 re = tx_le_re(sky2, le);
1681 re->skb = skb;
1682 pci_unmap_addr_set(re, mapaddr, mapping);
1683 pci_unmap_len_set(re, maplen, frag->size);
cd28ab6a 1684 }
6cdbbdf3 1685
cd28ab6a
SH		 1686 le->ctrl |= EOP;
1687
97bda706
SH		 1688 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1689 netif_stop_queue(dev);
b19666d9 1690
290d4de5 1691 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1692
cd28ab6a 1693 return NETDEV_TX_OK;
454e6cb6
SH		 1694
1695mapping_unwind:
1696 for (i = first_slot; i != sky2->tx_prod; i = RING_NEXT(i, TX_RING_SIZE)) {
1697 le = sky2->tx_le + i;
1698 re = sky2->tx_ring + i;
1699
1700 switch(le->opcode & ~HW_OWNER) {
1701 case OP_LARGESEND:
1702 case OP_PACKET:
1703 pci_unmap_single(hw->pdev,
1704 pci_unmap_addr(re, mapaddr),
1705 pci_unmap_len(re, maplen),
1706 PCI_DMA_TODEVICE);
1707 break;
1708 case OP_BUFFER:
1709 pci_unmap_page(hw->pdev, pci_unmap_addr(re, mapaddr),
1710 pci_unmap_len(re, maplen),
1711 PCI_DMA_TODEVICE);
1712 break;
1713 }
1714 }
1715
1716 sky2->tx_prod = first_slot;
1717mapping_error:
1718 if (net_ratelimit())
1719 dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name);
1720 dev_kfree_skb(skb);
1721 return NETDEV_TX_OK;
cd28ab6a
SH		 1722}
1723
cd28ab6a 1724/*
793b883e
SH		 1725 * Free ring elements from starting at tx_cons until "done"
1726 *
1727 * NB: the hardware will tell us about partial completion of multi-part
291ea614 1728 * buffers so make sure not to free skb to early.
cd28ab6a 1729 */
d11c13e7 1730static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1731{
d11c13e7 1732 struct net_device *dev = sky2->netdev;
af2a58ac 1733 struct pci_dev *pdev = sky2->hw->pdev;
291ea614 1734 unsigned idx;
cd28ab6a 1735
0e3ff6aa 1736 BUG_ON(done >= TX_RING_SIZE);
2224795d 1737
291ea614
SH		 1738 for (idx = sky2->tx_cons; idx != done;
1739 idx = RING_NEXT(idx, TX_RING_SIZE)) {
1740 struct sky2_tx_le *le = sky2->tx_le + idx;
1741 struct tx_ring_info *re = sky2->tx_ring + idx;
1742
1743 switch(le->opcode & ~HW_OWNER) {
1744 case OP_LARGESEND:
1745 case OP_PACKET:
1746 pci_unmap_single(pdev,
1747 pci_unmap_addr(re, mapaddr),
1748 pci_unmap_len(re, maplen),
1749 PCI_DMA_TODEVICE);
af2a58ac 1750 break;
291ea614
SH		 1751 case OP_BUFFER:
1752 pci_unmap_page(pdev, pci_unmap_addr(re, mapaddr),
1753 pci_unmap_len(re, maplen),
734d1868 1754 PCI_DMA_TODEVICE);
291ea614
SH		 1755 break;
1756 }
1757
1758 if (le->ctrl & EOP) {
1759 if (unlikely(netif_msg_tx_done(sky2)))
1760 printk(KERN_DEBUG "%s: tx done %u\n",
1761 dev->name, idx);
3cf26753 1762
7138a0f5
SH		 1763 dev->stats.tx_packets++;
1764 dev->stats.tx_bytes += re->skb->len;
2bf56fe2 1765
794b2bd2 1766 dev_kfree_skb_any(re->skb);
3cf26753 1767 sky2->tx_next = RING_NEXT(idx, TX_RING_SIZE);
cd28ab6a 1768 }
793b883e 1769 }
793b883e 1770
291ea614 1771 sky2->tx_cons = idx;
50432cb5
SH		 1772 smp_mb();
1773
22e11703 1774 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4)
cd28ab6a 1775 netif_wake_queue(dev);
cd28ab6a
SH		 1776}
1777
1778/* Cleanup all untransmitted buffers, assume transmitter not running */
2bb8c262 1779static void sky2_tx_clean(struct net_device *dev)
cd28ab6a 1780{
2bb8c262
SH		 1781 struct sky2_port *sky2 = netdev_priv(dev);
1782
1783 netif_tx_lock_bh(dev);
d11c13e7 1784 sky2_tx_complete(sky2, sky2->tx_prod);
2bb8c262 1785 netif_tx_unlock_bh(dev);
cd28ab6a
SH		 1786}
1787
1788/* Network shutdown */
1789static int sky2_down(struct net_device *dev)
1790{
1791 struct sky2_port *sky2 = netdev_priv(dev);
1792 struct sky2_hw *hw = sky2->hw;
1793 unsigned port = sky2->port;
1794 u16 ctrl;
e07b1aa8 1795 u32 imask;
cd28ab6a 1796
1b537565
SH		 1797 /* Never really got started! */
1798 if (!sky2->tx_le)
1799 return 0;
1800
cd28ab6a
SH		 1801 if (netif_msg_ifdown(sky2))
1802 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1803
ebc646f6
SH		 1804 /* Disable port IRQ */
1805 imask = sky2_read32(hw, B0_IMSK);
1806 imask &= ~portirq_msk[port];
1807 sky2_write32(hw, B0_IMSK, imask);
1808
6de16237
SH		 1809 synchronize_irq(hw->pdev->irq);
1810
d3bcfbeb 1811 sky2_gmac_reset(hw, port);
793b883e 1812
cd28ab6a
SH		 1813 /* Stop transmitter */
1814 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1815 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1816
1817 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1818 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1819
1820 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1821 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1822 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1823
6de16237
SH		 1824 /* Make sure no packets are pending */
1825 napi_synchronize(&hw->napi);
1826
cd28ab6a
SH		 1827 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1828
1829 /* Workaround shared GMAC reset */
793b883e
SH		 1830 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1831 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1832 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1833
1834 /* Disable Force Sync bit and Enable Alloc bit */
1835 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1836 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1837
1838 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1839 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1840 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1841
1842 /* Reset the PCI FIFO of the async Tx queue */
793b883e
SH		 1843 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1844 BMU_RST_SET | BMU_FIFO_RST);
cd28ab6a
SH		 1845
1846 /* Reset the Tx prefetch units */
1847 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1848 PREF_UNIT_RST_SET);
1849
1850 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1851
6b1a3aef 1852 sky2_rx_stop(sky2);
cd28ab6a
SH		 1853
1854 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
1855 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1856
b96936da 1857 sky2_phy_power_down(hw, port);
d3bcfbeb 1858
d571b694 1859 /* turn off LED's */
cd28ab6a
SH		 1860 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1861
2bb8c262 1862 sky2_tx_clean(dev);
cd28ab6a
SH		 1863 sky2_rx_clean(sky2);
1864
1865 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1866 sky2->rx_le, sky2->rx_le_map);
1867 kfree(sky2->rx_ring);
1868
1869 pci_free_consistent(hw->pdev,
1870 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1871 sky2->tx_le, sky2->tx_le_map);
1872 kfree(sky2->tx_ring);
1873
1b537565
SH		 1874 sky2->tx_le = NULL;
1875 sky2->rx_le = NULL;
1876
1877 sky2->rx_ring = NULL;
1878 sky2->tx_ring = NULL;
1879
cd28ab6a
SH		 1880 return 0;
1881}
1882
1883static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1884{
ea76e635 1885 if (hw->flags & SKY2_HW_FIBRE_PHY)
793b883e
SH		 1886 return SPEED_1000;
1887
05745c4a
SH		 1888 if (!(hw->flags & SKY2_HW_GIGABIT)) {
1889 if (aux & PHY_M_PS_SPEED_100)
1890 return SPEED_100;
1891 else
1892 return SPEED_10;
1893 }
cd28ab6a
SH		 1894
1895 switch (aux & PHY_M_PS_SPEED_MSK) {
1896 case PHY_M_PS_SPEED_1000:
1897 return SPEED_1000;
1898 case PHY_M_PS_SPEED_100:
1899 return SPEED_100;
1900 default:
1901 return SPEED_10;
1902 }
1903}
1904
1905static void sky2_link_up(struct sky2_port *sky2)
1906{
1907 struct sky2_hw *hw = sky2->hw;
1908 unsigned port = sky2->port;
1909 u16 reg;
16ad91e1
SH		 1910 static const char *fc_name[] = {
1911 [FC_NONE] = "none",
1912 [FC_TX] = "tx",
1913 [FC_RX] = "rx",
1914 [FC_BOTH] = "both",
1915 };
cd28ab6a 1916
cd28ab6a 1917 /* enable Rx/Tx */
2eaba1a2 1918 reg = gma_read16(hw, port, GM_GP_CTRL);
cd28ab6a
SH		 1919 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1920 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a
SH		 1921
1922 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1923
1924 netif_carrier_on(sky2->netdev);
cd28ab6a 1925
75e80683 1926 mod_timer(&hw->watchdog_timer, jiffies + 1);
32c2c300 1927
cd28ab6a 1928 /* Turn on link LED */
793b883e 1929 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1930 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1931
1932 if (netif_msg_link(sky2))
1933 printk(KERN_INFO PFX
d571b694 1934 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1935 sky2->netdev->name, sky2->speed,
1936 sky2->duplex == DUPLEX_FULL ? "full" : "half",
16ad91e1 1937 fc_name[sky2->flow_status]);
cd28ab6a
SH		 1938}
1939
1940static void sky2_link_down(struct sky2_port *sky2)
1941{
1942 struct sky2_hw *hw = sky2->hw;
1943 unsigned port = sky2->port;
1944 u16 reg;
1945
1946 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1947
1948 reg = gma_read16(hw, port, GM_GP_CTRL);
1949 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1950 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a 1951
cd28ab6a 1952 netif_carrier_off(sky2->netdev);
cd28ab6a
SH		 1953
1954 /* Turn on link LED */
1955 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1956
1957 if (netif_msg_link(sky2))
1958 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
2eaba1a2 1959
cd28ab6a
SH		 1960 sky2_phy_init(hw, port);
1961}
1962
16ad91e1
SH		 1963static enum flow_control sky2_flow(int rx, int tx)
1964{
1965 if (rx)
1966 return tx ? FC_BOTH : FC_RX;
1967 else
1968 return tx ? FC_TX : FC_NONE;
1969}
1970
793b883e
SH		 1971static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1972{
1973 struct sky2_hw *hw = sky2->hw;
1974 unsigned port = sky2->port;
da4c1ff4 1975 u16 advert, lpa;
793b883e 1976
da4c1ff4 1977 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
793b883e 1978 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
793b883e
SH		 1979 if (lpa & PHY_M_AN_RF) {
1980 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
1981 return -1;
1982 }
1983
793b883e
SH		 1984 if (!(aux & PHY_M_PS_SPDUP_RES)) {
1985 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
1986 sky2->netdev->name);
1987 return -1;
1988 }
1989
793b883e 1990 sky2->speed = sky2_phy_speed(hw, aux);
7c74ac1c 1991 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
793b883e 1992
da4c1ff4
SH		 1993 /* Since the pause result bits seem to in different positions on
1994 * different chips. look at registers.
1995 */
ea76e635 1996 if (hw->flags & SKY2_HW_FIBRE_PHY) {
da4c1ff4
SH		 1997 /* Shift for bits in fiber PHY */
1998 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
1999 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
2000
2001 if (advert & ADVERTISE_1000XPAUSE)
2002 advert |= ADVERTISE_PAUSE_CAP;
2003 if (advert & ADVERTISE_1000XPSE_ASYM)
2004 advert |= ADVERTISE_PAUSE_ASYM;
2005 if (lpa & LPA_1000XPAUSE)
2006 lpa |= LPA_PAUSE_CAP;
2007 if (lpa & LPA_1000XPAUSE_ASYM)
2008 lpa |= LPA_PAUSE_ASYM;
2009 }
793b883e 2010
da4c1ff4
SH		 2011 sky2->flow_status = FC_NONE;
2012 if (advert & ADVERTISE_PAUSE_CAP) {
2013 if (lpa & LPA_PAUSE_CAP)
2014 sky2->flow_status = FC_BOTH;
2015 else if (advert & ADVERTISE_PAUSE_ASYM)
2016 sky2->flow_status = FC_RX;
2017 } else if (advert & ADVERTISE_PAUSE_ASYM) {
2018 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
2019 sky2->flow_status = FC_TX;
2020 }
793b883e 2021
16ad91e1 2022 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000
93745494 2023 && !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
16ad91e1 2024 sky2->flow_status = FC_NONE;
2eaba1a2 2025
da4c1ff4 2026 if (sky2->flow_status & FC_TX)
793b883e
SH		 2027 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2028 else
2029 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2030
2031 return 0;
2032}
cd28ab6a 2033
e07b1aa8
SH		 2034/* Interrupt from PHY */
2035static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 2036{
e07b1aa8
SH		 2037 struct net_device *dev = hw->dev[port];
2038 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 2039 u16 istatus, phystat;
2040
ebc646f6
SH		 2041 if (!netif_running(dev))
2042 return;
2043
e07b1aa8
SH		 2044 spin_lock(&sky2->phy_lock);
2045 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2046 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2047
cd28ab6a
SH		 2048 if (netif_msg_intr(sky2))
2049 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
2050 sky2->netdev->name, istatus, phystat);
2051
2eaba1a2 2052 if (sky2->autoneg == AUTONEG_ENABLE && (istatus & PHY_M_IS_AN_COMPL)) {
793b883e
SH		 2053 if (sky2_autoneg_done(sky2, phystat) == 0)
2054 sky2_link_up(sky2);
2055 goto out;
2056 }
cd28ab6a 2057
793b883e
SH		 2058 if (istatus & PHY_M_IS_LSP_CHANGE)
2059 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 2060
793b883e
SH		 2061 if (istatus & PHY_M_IS_DUP_CHANGE)
2062 sky2->duplex =
2063 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 2064
793b883e
SH		 2065 if (istatus & PHY_M_IS_LST_CHANGE) {
2066 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 2067 sky2_link_up(sky2);
793b883e
SH		 2068 else
2069 sky2_link_down(sky2);
cd28ab6a 2070 }
793b883e 2071out:
e07b1aa8 2072 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 2073}
2074
62335ab0 2075/* Transmit timeout is only called if we are running, carrier is up
302d1252
SH		 2076 * and tx queue is full (stopped).
2077 */
cd28ab6a
SH		 2078static void sky2_tx_timeout(struct net_device *dev)
2079{
2080 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3 2081 struct sky2_hw *hw = sky2->hw;
cd28ab6a
SH		 2082
2083 if (netif_msg_timer(sky2))
2084 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
2085
8f24664d 2086 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
62335ab0
SH		 2087 dev->name, sky2->tx_cons, sky2->tx_prod,
2088 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
2089 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
8f24664d 2090
81906791
SH		 2091 /* can't restart safely under softirq */
2092 schedule_work(&hw->restart_work);
cd28ab6a
SH		 2093}
2094
2095static int sky2_change_mtu(struct net_device *dev, int new_mtu)
2096{
6b1a3aef
SH		 2097 struct sky2_port *sky2 = netdev_priv(dev);
2098 struct sky2_hw *hw = sky2->hw;
b628ed98 2099 unsigned port = sky2->port;
6b1a3aef
SH		 2100 int err;
2101 u16 ctl, mode;
e07b1aa8 2102 u32 imask;
cd28ab6a
SH		 2103
2104 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2105 return -EINVAL;
2106
05745c4a
SH		 2107 if (new_mtu > ETH_DATA_LEN &&
2108 (hw->chip_id == CHIP_ID_YUKON_FE ||
2109 hw->chip_id == CHIP_ID_YUKON_FE_P))
d2adf4f6
SH		 2110 return -EINVAL;
2111
6b1a3aef
SH		 2112 if (!netif_running(dev)) {
2113 dev->mtu = new_mtu;
2114 return 0;
2115 }
2116
e07b1aa8 2117 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef
SH		 2118 sky2_write32(hw, B0_IMSK, 0);
2119
018d1c66
SH		 2120 dev->trans_start = jiffies; /* prevent tx timeout */
2121 netif_stop_queue(dev);
bea3348e 2122 napi_disable(&hw->napi);
018d1c66 2123
e07b1aa8
SH		 2124 synchronize_irq(hw->pdev->irq);
2125
39dbd958 2126 if (!(hw->flags & SKY2_HW_RAM_BUFFER))
69161611 2127 sky2_set_tx_stfwd(hw, port);
b628ed98
SH		 2128
2129 ctl = gma_read16(hw, port, GM_GP_CTRL);
2130 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
6b1a3aef
SH		 2131 sky2_rx_stop(sky2);
2132 sky2_rx_clean(sky2);
cd28ab6a
SH		 2133
2134 dev->mtu = new_mtu;
14d0263f 2135
6b1a3aef
SH		 2136 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
2137 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2138
2139 if (dev->mtu > ETH_DATA_LEN)
2140 mode |= GM_SMOD_JUMBO_ENA;
2141
b628ed98 2142 gma_write16(hw, port, GM_SERIAL_MODE, mode);
cd28ab6a 2143
b628ed98 2144 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 2145
6b1a3aef 2146 err = sky2_rx_start(sky2);
e07b1aa8 2147 sky2_write32(hw, B0_IMSK, imask);
018d1c66 2148
d1d08d12 2149 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e
SH		 2150 napi_enable(&hw->napi);
2151
1b537565
SH		 2152 if (err)
2153 dev_close(dev);
2154 else {
b628ed98 2155 gma_write16(hw, port, GM_GP_CTRL, ctl);
1b537565 2156
1b537565
SH		 2157 netif_wake_queue(dev);
2158 }
2159
cd28ab6a
SH		 2160 return err;
2161}
2162
14d0263f
SH		 2163/* For small just reuse existing skb for next receive */
2164static struct sk_buff *receive_copy(struct sky2_port *sky2,
2165 const struct rx_ring_info *re,
2166 unsigned length)
2167{
2168 struct sk_buff *skb;
2169
2170 skb = netdev_alloc_skb(sky2->netdev, length + 2);
2171 if (likely(skb)) {
2172 skb_reserve(skb, 2);
2173 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2174 length, PCI_DMA_FROMDEVICE);
d626f62b 2175 skb_copy_from_linear_data(re->skb, skb->data, length);
14d0263f
SH		 2176 skb->ip_summed = re->skb->ip_summed;
2177 skb->csum = re->skb->csum;
2178 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2179 length, PCI_DMA_FROMDEVICE);
2180 re->skb->ip_summed = CHECKSUM_NONE;
489b10c1 2181 skb_put(skb, length);
14d0263f
SH		 2182 }
2183 return skb;
2184}
2185
2186/* Adjust length of skb with fragments to match received data */
2187static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2188 unsigned int length)
2189{
2190 int i, num_frags;
2191 unsigned int size;
2192
2193 /* put header into skb */
2194 size = min(length, hdr_space);
2195 skb->tail += size;
2196 skb->len += size;
2197 length -= size;
2198
2199 num_frags = skb_shinfo(skb)->nr_frags;
2200 for (i = 0; i < num_frags; i++) {
2201 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2202
2203 if (length == 0) {
2204 /* don't need this page */
2205 __free_page(frag->page);
2206 --skb_shinfo(skb)->nr_frags;
2207 } else {
2208 size = min(length, (unsigned) PAGE_SIZE);
2209
2210 frag->size = size;
2211 skb->data_len += size;
2212 skb->truesize += size;
2213 skb->len += size;
2214 length -= size;
2215 }
2216 }
2217}
2218
2219/* Normal packet - take skb from ring element and put in a new one */
2220static struct sk_buff *receive_new(struct sky2_port *sky2,
2221 struct rx_ring_info *re,
2222 unsigned int length)
2223{
2224 struct sk_buff *skb, *nskb;
2225 unsigned hdr_space = sky2->rx_data_size;
2226
14d0263f
SH		 2227 /* Don't be tricky about reusing pages (yet) */
2228 nskb = sky2_rx_alloc(sky2);
2229 if (unlikely(!nskb))
2230 return NULL;
2231
2232 skb = re->skb;
2233 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2234
2235 prefetch(skb->data);
2236 re->skb = nskb;
454e6cb6
SH		 2237 if (sky2_rx_map_skb(sky2->hw->pdev, re, hdr_space)) {
2238 dev_kfree_skb(nskb);
2239 re->skb = skb;
2240 return NULL;
2241 }
14d0263f
SH		 2242
2243 if (skb_shinfo(skb)->nr_frags)
2244 skb_put_frags(skb, hdr_space, length);
2245 else
489b10c1 2246 skb_put(skb, length);
14d0263f
SH		 2247 return skb;
2248}
2249
cd28ab6a
SH		 2250/*
2251 * Receive one packet.
d571b694 2252 * For larger packets, get new buffer.
cd28ab6a 2253 */
497d7c86 2254static struct sk_buff *sky2_receive(struct net_device *dev,
cd28ab6a
SH		 2255 u16 length, u32 status)
2256{
497d7c86 2257 struct sky2_port *sky2 = netdev_priv(dev);
291ea614 2258 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 2259 struct sk_buff *skb = NULL;
d6532232
SH		 2260 u16 count = (status & GMR_FS_LEN) >> 16;
2261
2262#ifdef SKY2_VLAN_TAG_USED
2263 /* Account for vlan tag */
2264 if (sky2->vlgrp && (status & GMR_FS_VLAN))
2265 count -= VLAN_HLEN;
2266#endif
cd28ab6a
SH		 2267
2268 if (unlikely(netif_msg_rx_status(sky2)))
2269 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
497d7c86 2270 dev->name, sky2->rx_next, status, length);
cd28ab6a 2271
793b883e 2272 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 2273 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 2274
3b12e014
SH		 2275 /* This chip has hardware problems that generates bogus status.
2276 * So do only marginal checking and expect higher level protocols
2277 * to handle crap frames.
2278 */
2279 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2280 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2281 length != count)
2282 goto okay;
2283
42eeea01 2284 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 2285 goto error;
2286
42eeea01
SH		 2287 if (!(status & GMR_FS_RX_OK))
2288 goto resubmit;
2289
d6532232
SH		 2290 /* if length reported by DMA does not match PHY, packet was truncated */
2291 if (length != count)
3b12e014 2292 goto len_error;
71749531 2293
3b12e014 2294okay:
14d0263f
SH		 2295 if (length < copybreak)
2296 skb = receive_copy(sky2, re, length);
2297 else
2298 skb = receive_new(sky2, re, length);
793b883e 2299resubmit:
14d0263f 2300 sky2_rx_submit(sky2, re);
79e57d32 2301
cd28ab6a
SH		 2302 return skb;
2303
3b12e014 2304len_error:
71749531
SH		 2305 /* Truncation of overlength packets
2306 causes PHY length to not match MAC length */
7138a0f5 2307 ++dev->stats.rx_length_errors;
d6532232 2308 if (netif_msg_rx_err(sky2) && net_ratelimit())
3b12e014
SH		 2309 pr_info(PFX "%s: rx length error: status %#x length %d\n",
2310 dev->name, status, length);
d6532232 2311 goto resubmit;
71749531 2312
cd28ab6a 2313error:
7138a0f5 2314 ++dev->stats.rx_errors;
b6d77734 2315 if (status & GMR_FS_RX_FF_OV) {
7138a0f5 2316 dev->stats.rx_over_errors++;
b6d77734
SH		 2317 goto resubmit;
2318 }
6e15b712 2319
3be92a70 2320 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a 2321 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
497d7c86 2322 dev->name, status, length);
793b883e
SH		 2323
2324 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
7138a0f5 2325 dev->stats.rx_length_errors++;
cd28ab6a 2326 if (status & GMR_FS_FRAGMENT)
7138a0f5 2327 dev->stats.rx_frame_errors++;
cd28ab6a 2328 if (status & GMR_FS_CRC_ERR)
7138a0f5 2329 dev->stats.rx_crc_errors++;
79e57d32 2330
793b883e 2331 goto resubmit;
cd28ab6a
SH		 2332}
2333
e07b1aa8
SH		 2334/* Transmit complete */
2335static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 2336{
e07b1aa8 2337 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 2338
e07b1aa8 2339 if (netif_running(dev)) {
2bb8c262 2340 netif_tx_lock(dev);
e07b1aa8 2341 sky2_tx_complete(sky2, last);
2bb8c262 2342 netif_tx_unlock(dev);
2224795d 2343 }
cd28ab6a
SH		 2344}
2345
e07b1aa8 2346/* Process status response ring */
26691830 2347static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx)
cd28ab6a 2348{
e07b1aa8 2349 int work_done = 0;
55c9dd35 2350 unsigned rx[2] = { 0, 0 };
a8fd6266 2351
af2a58ac 2352 rmb();
26691830 2353 do {
55c9dd35 2354 struct sky2_port *sky2;
13210ce5 2355 struct sky2_status_le *le = hw->st_le + hw->st_idx;
ab5adecb 2356 unsigned port;
13210ce5 2357 struct net_device *dev;
cd28ab6a 2358 struct sk_buff *skb;
cd28ab6a
SH		 2359 u32 status;
2360 u16 length;
ab5adecb
SH		 2361 u8 opcode = le->opcode;
2362
2363 if (!(opcode & HW_OWNER))
2364 break;
cd28ab6a 2365
cb5d9547 2366 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
bea86103 2367
ab5adecb 2368 port = le->css & CSS_LINK_BIT;
69161611 2369 dev = hw->dev[port];
13210ce5 2370 sky2 = netdev_priv(dev);
f65b138c
SH		 2371 length = le16_to_cpu(le->length);
2372 status = le32_to_cpu(le->status);
cd28ab6a 2373
ab5adecb
SH		 2374 le->opcode = 0;
2375 switch (opcode & ~HW_OWNER) {
cd28ab6a 2376 case OP_RXSTAT:
55c9dd35 2377 ++rx[port];
497d7c86 2378 skb = sky2_receive(dev, length, status);
3225b919 2379 if (unlikely(!skb)) {
7138a0f5 2380 dev->stats.rx_dropped++;
55c9dd35 2381 break;
3225b919 2382 }
13210ce5 2383
69161611 2384 /* This chip reports checksum status differently */
05745c4a 2385 if (hw->flags & SKY2_HW_NEW_LE) {
69161611
SH		 2386 if (sky2->rx_csum &&
2387 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2388 (le->css & CSS_TCPUDPCSOK))
2389 skb->ip_summed = CHECKSUM_UNNECESSARY;
2390 else
2391 skb->ip_summed = CHECKSUM_NONE;
2392 }
2393
13210ce5 2394 skb->protocol = eth_type_trans(skb, dev);
7138a0f5
SH		 2395 dev->stats.rx_packets++;
2396 dev->stats.rx_bytes += skb->len;
13210ce5
SH		 2397 dev->last_rx = jiffies;
2398
d1f13708
SH		 2399#ifdef SKY2_VLAN_TAG_USED
2400 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
2401 vlan_hwaccel_receive_skb(skb,
2402 sky2->vlgrp,
2403 be16_to_cpu(sky2->rx_tag));
2404 } else
2405#endif
cd28ab6a 2406 netif_receive_skb(skb);
13210ce5 2407
22e11703 2408 /* Stop after net poll weight */
13210ce5
SH		 2409 if (++work_done >= to_do)
2410 goto exit_loop;
cd28ab6a
SH		 2411 break;
2412
d1f13708
SH		 2413#ifdef SKY2_VLAN_TAG_USED
2414 case OP_RXVLAN:
2415 sky2->rx_tag = length;
2416 break;
2417
2418 case OP_RXCHKSVLAN:
2419 sky2->rx_tag = length;
2420 /* fall through */
2421#endif
cd28ab6a 2422 case OP_RXCHKS:
87418307
SH		 2423 if (!sky2->rx_csum)
2424 break;
2425
05745c4a
SH		 2426 /* If this happens then driver assuming wrong format */
2427 if (unlikely(hw->flags & SKY2_HW_NEW_LE)) {
2428 if (net_ratelimit())
2429 printk(KERN_NOTICE "%s: unexpected"
2430 " checksum status\n",
2431 dev->name);
69161611 2432 break;
05745c4a 2433 }
69161611 2434
87418307
SH		 2435 /* Both checksum counters are programmed to start at
2436 * the same offset, so unless there is a problem they
2437 * should match. This failure is an early indication that
2438 * hardware receive checksumming won't work.
2439 */
2440 if (likely(status >> 16 == (status & 0xffff))) {
2441 skb = sky2->rx_ring[sky2->rx_next].skb;
2442 skb->ip_summed = CHECKSUM_COMPLETE;
2443 skb->csum = status & 0xffff;
2444 } else {
2445 printk(KERN_NOTICE PFX "%s: hardware receive "
2446 "checksum problem (status = %#x)\n",
2447 dev->name, status);
2448 sky2->rx_csum = 0;
2449 sky2_write32(sky2->hw,
69161611 2450 Q_ADDR(rxqaddr[port], Q_CSR),
87418307
SH		 2451 BMU_DIS_RX_CHKSUM);
2452 }
cd28ab6a
SH		 2453 break;
2454
2455 case OP_TXINDEXLE:
13b97b74 2456 /* TX index reports status for both ports */
f55925d7
SH		 2457 BUILD_BUG_ON(TX_RING_SIZE > 0x1000);
2458 sky2_tx_done(hw->dev[0], status & 0xfff);
e07b1aa8
SH		 2459 if (hw->dev[1])
2460 sky2_tx_done(hw->dev[1],
2461 ((status >> 24) & 0xff)
2462 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 2463 break;
2464
cd28ab6a
SH		 2465 default:
2466 if (net_ratelimit())
793b883e 2467 printk(KERN_WARNING PFX
ab5adecb 2468 "unknown status opcode 0x%x\n", opcode);
cd28ab6a 2469 }
26691830 2470 } while (hw->st_idx != idx);
cd28ab6a 2471
fe2a24df
SH		 2472 /* Fully processed status ring so clear irq */
2473 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2474
13210ce5 2475exit_loop:
55c9dd35
SH		 2476 if (rx[0])
2477 sky2_rx_update(netdev_priv(hw->dev[0]), Q_R1);
22e11703 2478
55c9dd35
SH		 2479 if (rx[1])
2480 sky2_rx_update(netdev_priv(hw->dev[1]), Q_R2);
22e11703 2481
e07b1aa8 2482 return work_done;
cd28ab6a
SH		 2483}
2484
2485static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2486{
2487 struct net_device *dev = hw->dev[port];
2488
3be92a70
SH		 2489 if (net_ratelimit())
2490 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2491 dev->name, status);
cd28ab6a
SH		 2492
2493 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 2494 if (net_ratelimit())
2495 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2496 dev->name);
cd28ab6a
SH		 2497 /* Clear IRQ */
2498 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2499 }
2500
2501 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 2502 if (net_ratelimit())
2503 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2504 dev->name);
cd28ab6a
SH		 2505
2506 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2507 }
2508
2509 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 2510 if (net_ratelimit())
2511 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 2512 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2513 }
2514
2515 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 2516 if (net_ratelimit())
2517 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 2518 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2519 }
2520
2521 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 2522 if (net_ratelimit())
2523 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2524 dev->name);
cd28ab6a
SH		 2525 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2526 }
2527}
2528
2529static void sky2_hw_intr(struct sky2_hw *hw)
2530{
555382cb 2531 struct pci_dev *pdev = hw->pdev;
cd28ab6a 2532 u32 status = sky2_read32(hw, B0_HWE_ISRC);
555382cb
SH		 2533 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2534
2535 status &= hwmsk;
cd28ab6a 2536
793b883e 2537 if (status & Y2_IS_TIST_OV)
cd28ab6a 2538 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2539
2540 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2541 u16 pci_err;
2542
82637e80 2543 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 2544 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70 2545 if (net_ratelimit())
555382cb 2546 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
b02a9258 2547 pci_err);
cd28ab6a 2548
b32f40c4 2549 sky2_pci_write16(hw, PCI_STATUS,
167f53d0 2550 pci_err | PCI_STATUS_ERROR_BITS);
82637e80 2551 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2552 }
2553
2554 if (status & Y2_IS_PCI_EXP) {
d571b694 2555 /* PCI-Express uncorrectable Error occurred */
555382cb 2556 u32 err;
cd28ab6a 2557
82637e80 2558 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
7782c8c4
SH		 2559 err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2560 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2561 0xfffffffful);
3be92a70 2562 if (net_ratelimit())
555382cb 2563 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
cf06ffb4 2564
7782c8c4 2565 sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
82637e80 2566 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2567 }
2568
2569 if (status & Y2_HWE_L1_MASK)
2570 sky2_hw_error(hw, 0, status);
2571 status >>= 8;
2572 if (status & Y2_HWE_L1_MASK)
2573 sky2_hw_error(hw, 1, status);
2574}
2575
2576static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2577{
2578 struct net_device *dev = hw->dev[port];
2579 struct sky2_port *sky2 = netdev_priv(dev);
2580 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2581
2582 if (netif_msg_intr(sky2))
2583 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2584 dev->name, status);
2585
a3caeada
SH		 2586 if (status & GM_IS_RX_CO_OV)
2587 gma_read16(hw, port, GM_RX_IRQ_SRC);
2588
2589 if (status & GM_IS_TX_CO_OV)
2590 gma_read16(hw, port, GM_TX_IRQ_SRC);
2591
cd28ab6a 2592 if (status & GM_IS_RX_FF_OR) {
7138a0f5 2593 ++dev->stats.rx_fifo_errors;
cd28ab6a
SH		 2594 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2595 }
2596
2597 if (status & GM_IS_TX_FF_UR) {
7138a0f5 2598 ++dev->stats.tx_fifo_errors;
cd28ab6a
SH		 2599 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2600 }
cd28ab6a
SH		 2601}
2602
40b01727
SH		 2603/* This should never happen it is a bug. */
2604static void sky2_le_error(struct sky2_hw *hw, unsigned port,
2605 u16 q, unsigned ring_size)
d257924e
SH		 2606{
2607 struct net_device *dev = hw->dev[port];
2608 struct sky2_port *sky2 = netdev_priv(dev);
40b01727
SH		 2609 unsigned idx;
2610 const u64 *le = (q == Q_R1 || q == Q_R2)
2611 ? (u64 *) sky2->rx_le : (u64 *) sky2->tx_le;
d257924e 2612
40b01727
SH		 2613 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
2614 printk(KERN_ERR PFX "%s: descriptor error q=%#x get=%u [%llx] put=%u\n",
2615 dev->name, (unsigned) q, idx, (unsigned long long) le[idx],
2616 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
d257924e 2617
40b01727 2618 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
d257924e 2619}
cd28ab6a 2620
75e80683
SH		 2621static int sky2_rx_hung(struct net_device *dev)
2622{
2623 struct sky2_port *sky2 = netdev_priv(dev);
2624 struct sky2_hw *hw = sky2->hw;
2625 unsigned port = sky2->port;
2626 unsigned rxq = rxqaddr[port];
2627 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2628 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2629 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2630 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2631
2632 /* If idle and MAC or PCI is stuck */
2633 if (sky2->check.last == dev->last_rx &&
2634 ((mac_rp == sky2->check.mac_rp &&
2635 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2636 /* Check if the PCI RX hang */
2637 (fifo_rp == sky2->check.fifo_rp &&
2638 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2639 printk(KERN_DEBUG PFX "%s: hung mac %d:%d fifo %d (%d:%d)\n",
2640 dev->name, mac_lev, mac_rp, fifo_lev, fifo_rp,
2641 sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2642 return 1;
2643 } else {
2644 sky2->check.last = dev->last_rx;
2645 sky2->check.mac_rp = mac_rp;
2646 sky2->check.mac_lev = mac_lev;
2647 sky2->check.fifo_rp = fifo_rp;
2648 sky2->check.fifo_lev = fifo_lev;
2649 return 0;
2650 }
2651}
2652
32c2c300 2653static void sky2_watchdog(unsigned long arg)
d27ed387 2654{
01bd7564 2655 struct sky2_hw *hw = (struct sky2_hw *) arg;
d27ed387 2656
75e80683 2657 /* Check for lost IRQ once a second */
32c2c300 2658 if (sky2_read32(hw, B0_ISRC)) {
bea3348e 2659 napi_schedule(&hw->napi);
75e80683
SH		 2660 } else {
2661 int i, active = 0;
2662
2663 for (i = 0; i < hw->ports; i++) {
bea3348e 2664 struct net_device *dev = hw->dev[i];
75e80683
SH		 2665 if (!netif_running(dev))
2666 continue;
2667 ++active;
2668
2669 /* For chips with Rx FIFO, check if stuck */
39dbd958 2670 if ((hw->flags & SKY2_HW_RAM_BUFFER) &&
75e80683
SH		 2671 sky2_rx_hung(dev)) {
2672 pr_info(PFX "%s: receiver hang detected\n",
2673 dev->name);
2674 schedule_work(&hw->restart_work);
2675 return;
2676 }
2677 }
2678
2679 if (active == 0)
2680 return;
32c2c300 2681 }
01bd7564 2682
75e80683 2683 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
d27ed387
SH		 2684}
2685
40b01727
SH		 2686/* Hardware/software error handling */
2687static void sky2_err_intr(struct sky2_hw *hw, u32 status)
cd28ab6a 2688{
40b01727
SH		 2689 if (net_ratelimit())
2690 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
cd28ab6a 2691
1e5f1283
SH		 2692 if (status & Y2_IS_HW_ERR)
2693 sky2_hw_intr(hw);
d257924e 2694
1e5f1283
SH		 2695 if (status & Y2_IS_IRQ_MAC1)
2696 sky2_mac_intr(hw, 0);
cd28ab6a 2697
1e5f1283
SH		 2698 if (status & Y2_IS_IRQ_MAC2)
2699 sky2_mac_intr(hw, 1);
cd28ab6a 2700
1e5f1283 2701 if (status & Y2_IS_CHK_RX1)
40b01727 2702 sky2_le_error(hw, 0, Q_R1, RX_LE_SIZE);
d257924e 2703
1e5f1283 2704 if (status & Y2_IS_CHK_RX2)
40b01727 2705 sky2_le_error(hw, 1, Q_R2, RX_LE_SIZE);
d257924e 2706
1e5f1283 2707 if (status & Y2_IS_CHK_TXA1)
40b01727 2708 sky2_le_error(hw, 0, Q_XA1, TX_RING_SIZE);
d257924e 2709
1e5f1283 2710 if (status & Y2_IS_CHK_TXA2)
40b01727
SH		 2711 sky2_le_error(hw, 1, Q_XA2, TX_RING_SIZE);
2712}
2713
bea3348e 2714static int sky2_poll(struct napi_struct *napi, int work_limit)
40b01727 2715{
bea3348e 2716 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
40b01727 2717 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
6f535763 2718 int work_done = 0;
26691830 2719 u16 idx;
40b01727
SH		 2720
2721 if (unlikely(status & Y2_IS_ERROR))
2722 sky2_err_intr(hw, status);
2723
2724 if (status & Y2_IS_IRQ_PHY1)
2725 sky2_phy_intr(hw, 0);
2726
2727 if (status & Y2_IS_IRQ_PHY2)
2728 sky2_phy_intr(hw, 1);
cd28ab6a 2729
26691830
SH		 2730 while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) {
2731 work_done += sky2_status_intr(hw, work_limit - work_done, idx);
6f535763
DM		 2732
2733 if (work_done >= work_limit)
26691830
SH		 2734 goto done;
2735 }
6f535763 2736
26691830
SH		 2737 napi_complete(napi);
2738 sky2_read32(hw, B0_Y2_SP_LISR);
2739done:
6f535763 2740
bea3348e 2741 return work_done;
e07b1aa8
SH		 2742}
2743
7d12e780 2744static irqreturn_t sky2_intr(int irq, void *dev_id)
e07b1aa8
SH		 2745{
2746 struct sky2_hw *hw = dev_id;
e07b1aa8
SH		 2747 u32 status;
2748
2749 /* Reading this mask interrupts as side effect */
2750 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2751 if (status == 0 || status == ~0)
2752 return IRQ_NONE;
793b883e 2753
e07b1aa8 2754 prefetch(&hw->st_le[hw->st_idx]);
bea3348e
SH		 2755
2756 napi_schedule(&hw->napi);
793b883e 2757
cd28ab6a
SH		 2758 return IRQ_HANDLED;
2759}
2760
2761#ifdef CONFIG_NET_POLL_CONTROLLER
2762static void sky2_netpoll(struct net_device *dev)
2763{
2764 struct sky2_port *sky2 = netdev_priv(dev);
2765
bea3348e 2766 napi_schedule(&sky2->hw->napi);
cd28ab6a
SH		 2767}
2768#endif
2769
2770/* Chip internal frequency for clock calculations */
05745c4a 2771static u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2772{
793b883e 2773 switch (hw->chip_id) {
cd28ab6a 2774 case CHIP_ID_YUKON_EC:
5a5b1ea0 2775 case CHIP_ID_YUKON_EC_U:
93745494 2776 case CHIP_ID_YUKON_EX:
ed4d4161 2777 case CHIP_ID_YUKON_SUPR:
0ce8b98d 2778 case CHIP_ID_YUKON_UL_2:
05745c4a
SH		 2779 return 125;
2780
cd28ab6a 2781 case CHIP_ID_YUKON_FE:
05745c4a
SH		 2782 return 100;
2783
2784 case CHIP_ID_YUKON_FE_P:
2785 return 50;
2786
2787 case CHIP_ID_YUKON_XL:
2788 return 156;
2789
2790 default:
2791 BUG();
cd28ab6a
SH		 2792 }
2793}
2794
fb17358f 2795static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2796{
fb17358f 2797 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2798}
2799
fb17358f 2800static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2801{
fb17358f 2802 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2803}
2804
fb17358f 2805
e3173832 2806static int __devinit sky2_init(struct sky2_hw *hw)
cd28ab6a 2807{
b89165f2 2808 u8 t8;
cd28ab6a 2809
167f53d0 2810 /* Enable all clocks and check for bad PCI access */
b32f40c4 2811 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
451af335 2812
cd28ab6a 2813 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2814
cd28ab6a 2815 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
ea76e635
SH		 2816 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2817
2818 switch(hw->chip_id) {
2819 case CHIP_ID_YUKON_XL:
39dbd958 2820 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY;
ea76e635
SH		 2821 break;
2822
2823 case CHIP_ID_YUKON_EC_U:
2824 hw->flags = SKY2_HW_GIGABIT
2825 | SKY2_HW_NEWER_PHY
2826 | SKY2_HW_ADV_POWER_CTL;
2827 break;
2828
2829 case CHIP_ID_YUKON_EX:
2830 hw->flags = SKY2_HW_GIGABIT
2831 | SKY2_HW_NEWER_PHY
2832 | SKY2_HW_NEW_LE
2833 | SKY2_HW_ADV_POWER_CTL;
2834
2835 /* New transmit checksum */
2836 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
2837 hw->flags |= SKY2_HW_AUTO_TX_SUM;
2838 break;
2839
2840 case CHIP_ID_YUKON_EC:
2841 /* This rev is really old, and requires untested workarounds */
2842 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
2843 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
2844 return -EOPNOTSUPP;
2845 }
39dbd958 2846 hw->flags = SKY2_HW_GIGABIT;
ea76e635
SH		 2847 break;
2848
2849 case CHIP_ID_YUKON_FE:
ea76e635
SH		 2850 break;
2851
05745c4a
SH		 2852 case CHIP_ID_YUKON_FE_P:
2853 hw->flags = SKY2_HW_NEWER_PHY
2854 | SKY2_HW_NEW_LE
2855 | SKY2_HW_AUTO_TX_SUM
2856 | SKY2_HW_ADV_POWER_CTL;
2857 break;
ed4d4161
SH		 2858
2859 case CHIP_ID_YUKON_SUPR:
2860 hw->flags = SKY2_HW_GIGABIT
2861 | SKY2_HW_NEWER_PHY
2862 | SKY2_HW_NEW_LE
2863 | SKY2_HW_AUTO_TX_SUM
2864 | SKY2_HW_ADV_POWER_CTL;
2865 break;
2866
0ce8b98d
SH		 2867 case CHIP_ID_YUKON_UL_2:
2868 hw->flags = SKY2_HW_GIGABIT
2869 | SKY2_HW_ADV_POWER_CTL;
2870 break;
2871
ea76e635 2872 default:
b02a9258
SH		 2873 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
2874 hw->chip_id);
cd28ab6a
SH		 2875 return -EOPNOTSUPP;
2876 }
2877
ea76e635
SH		 2878 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
2879 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
2880 hw->flags |= SKY2_HW_FIBRE_PHY;
290d4de5 2881
e3173832
SH		 2882 hw->ports = 1;
2883 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2884 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2885 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2886 ++hw->ports;
2887 }
2888
2889 return 0;
2890}
2891
2892static void sky2_reset(struct sky2_hw *hw)
2893{
555382cb 2894 struct pci_dev *pdev = hw->pdev;
e3173832 2895 u16 status;
555382cb
SH		 2896 int i, cap;
2897 u32 hwe_mask = Y2_HWE_ALL_MASK;
e3173832 2898
cd28ab6a 2899 /* disable ASF */
4f44d8ba
SH		 2900 if (hw->chip_id == CHIP_ID_YUKON_EX) {
2901 status = sky2_read16(hw, HCU_CCSR);
2902 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
2903 HCU_CCSR_UC_STATE_MSK);
2904 sky2_write16(hw, HCU_CCSR, status);
2905 } else
2906 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2907 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
cd28ab6a
SH		 2908
2909 /* do a SW reset */
2910 sky2_write8(hw, B0_CTST, CS_RST_SET);
2911 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2912
ac93a394
SH		 2913 /* allow writes to PCI config */
2914 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2915
cd28ab6a 2916 /* clear PCI errors, if any */
b32f40c4 2917 status = sky2_pci_read16(hw, PCI_STATUS);
167f53d0 2918 status |= PCI_STATUS_ERROR_BITS;
b32f40c4 2919 sky2_pci_write16(hw, PCI_STATUS, status);
cd28ab6a
SH		 2920
2921 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2922
555382cb
SH		 2923 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2924 if (cap) {
7782c8c4
SH		 2925 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2926 0xfffffffful);
555382cb
SH		 2927
2928 /* If error bit is stuck on ignore it */
2929 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
2930 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
7782c8c4 2931 else
555382cb
SH		 2932 hwe_mask |= Y2_IS_PCI_EXP;
2933 }
cd28ab6a 2934
ae306cca 2935 sky2_power_on(hw);
82637e80 2936 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2937
2938 for (i = 0; i < hw->ports; i++) {
2939 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2940 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
69161611 2941
ed4d4161
SH		 2942 if (hw->chip_id == CHIP_ID_YUKON_EX ||
2943 hw->chip_id == CHIP_ID_YUKON_SUPR)
69161611
SH		 2944 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
2945 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
2946 | GMC_BYP_RETR_ON);
cd28ab6a
SH		 2947 }
2948
793b883e
SH		 2949 /* Clear I2C IRQ noise */
2950 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 2951
2952 /* turn off hardware timer (unused) */
2953 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2954 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 2955
cd28ab6a
SH		 2956 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
2957
69634ee7
SH		 2958 /* Turn off descriptor polling */
2959 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 2960
2961 /* Turn off receive timestamp */
2962 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 2963 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2964
2965 /* enable the Tx Arbiters */
2966 for (i = 0; i < hw->ports; i++)
2967 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
2968
2969 /* Initialize ram interface */
2970 for (i = 0; i < hw->ports; i++) {
793b883e 2971 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 2972
2973 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
2974 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
2975 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
2976 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
2977 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
2978 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
2979 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
2980 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
2981 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
2982 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
2983 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
2984 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
2985 }
2986
555382cb 2987 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
cd28ab6a 2988
cd28ab6a 2989 for (i = 0; i < hw->ports; i++)
d3bcfbeb 2990 sky2_gmac_reset(hw, i);
cd28ab6a 2991
cd28ab6a
SH		 2992 memset(hw->st_le, 0, STATUS_LE_BYTES);
2993 hw->st_idx = 0;
2994
2995 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
2996 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
2997
2998 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 2999 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 3000
3001 /* Set the list last index */
793b883e 3002 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 3003
290d4de5
SH		 3004 sky2_write16(hw, STAT_TX_IDX_TH, 10);
3005 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 3006
290d4de5
SH		 3007 /* set Status-FIFO ISR watermark */
3008 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
3009 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
3010 else
3011 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 3012
290d4de5 3013 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 3014 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
3015 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 3016
793b883e 3017 /* enable status unit */
cd28ab6a
SH		 3018 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
3019
3020 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3021 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3022 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
e3173832
SH		 3023}
3024
81906791
SH		 3025static void sky2_restart(struct work_struct *work)
3026{
3027 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
3028 struct net_device *dev;
3029 int i, err;
3030
81906791 3031 rtnl_lock();
81906791
SH		 3032 for (i = 0; i < hw->ports; i++) {
3033 dev = hw->dev[i];
3034 if (netif_running(dev))
3035 sky2_down(dev);
3036 }
3037
8cfcbe99
SH		 3038 napi_disable(&hw->napi);
3039 sky2_write32(hw, B0_IMSK, 0);
81906791
SH		 3040 sky2_reset(hw);
3041 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 3042 napi_enable(&hw->napi);
81906791
SH		 3043
3044 for (i = 0; i < hw->ports; i++) {
3045 dev = hw->dev[i];
3046 if (netif_running(dev)) {
3047 err = sky2_up(dev);
3048 if (err) {
3049 printk(KERN_INFO PFX "%s: could not restart %d\n",
3050 dev->name, err);
3051 dev_close(dev);
3052 }
3053 }
3054 }
3055
81906791
SH		 3056 rtnl_unlock();
3057}
3058
e3173832
SH		 3059static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
3060{
3061 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
3062}
3063
3064static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3065{
3066 const struct sky2_port *sky2 = netdev_priv(dev);
3067
3068 wol->supported = sky2_wol_supported(sky2->hw);
3069 wol->wolopts = sky2->wol;
3070}
3071
3072static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3073{
3074 struct sky2_port *sky2 = netdev_priv(dev);
3075 struct sky2_hw *hw = sky2->hw;
cd28ab6a 3076
9d731d77
RW		 3077 if ((wol->wolopts & ~sky2_wol_supported(sky2->hw))
3078 || !device_can_wakeup(&hw->pdev->dev))
e3173832
SH		 3079 return -EOPNOTSUPP;
3080
3081 sky2->wol = wol->wolopts;
3082
05745c4a
SH		 3083 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3084 hw->chip_id == CHIP_ID_YUKON_EX ||
3085 hw->chip_id == CHIP_ID_YUKON_FE_P)
e3173832
SH		 3086 sky2_write32(hw, B0_CTST, sky2->wol
3087 ? Y2_HW_WOL_ON : Y2_HW_WOL_OFF);
3088
9d731d77
RW		 3089 device_set_wakeup_enable(&hw->pdev->dev, sky2->wol);
3090
e3173832
SH		 3091 if (!netif_running(dev))
3092 sky2_wol_init(sky2);
cd28ab6a
SH		 3093 return 0;
3094}
3095
28bd181a 3096static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a 3097{
b89165f2
SH		 3098 if (sky2_is_copper(hw)) {
3099 u32 modes = SUPPORTED_10baseT_Half
3100 | SUPPORTED_10baseT_Full
3101 | SUPPORTED_100baseT_Half
3102 | SUPPORTED_100baseT_Full
3103 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a 3104
ea76e635 3105 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a 3106 modes |= SUPPORTED_1000baseT_Half
b89165f2
SH		 3107 | SUPPORTED_1000baseT_Full;
3108 return modes;
cd28ab6a 3109 } else
b89165f2
SH		 3110 return SUPPORTED_1000baseT_Half
3111 | SUPPORTED_1000baseT_Full
3112 | SUPPORTED_Autoneg
3113 | SUPPORTED_FIBRE;
cd28ab6a
SH		 3114}
3115
793b883e 3116static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 3117{
3118 struct sky2_port *sky2 = netdev_priv(dev);
3119 struct sky2_hw *hw = sky2->hw;
3120
3121 ecmd->transceiver = XCVR_INTERNAL;
3122 ecmd->supported = sky2_supported_modes(hw);
3123 ecmd->phy_address = PHY_ADDR_MARV;
b89165f2 3124 if (sky2_is_copper(hw)) {
cd28ab6a 3125 ecmd->port = PORT_TP;
b89165f2
SH		 3126 ecmd->speed = sky2->speed;
3127 } else {
3128 ecmd->speed = SPEED_1000;
cd28ab6a 3129 ecmd->port = PORT_FIBRE;
b89165f2 3130 }
cd28ab6a
SH		 3131
3132 ecmd->advertising = sky2->advertising;
3133 ecmd->autoneg = sky2->autoneg;
cd28ab6a
SH		 3134 ecmd->duplex = sky2->duplex;
3135 return 0;
3136}
3137
3138static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3139{
3140 struct sky2_port *sky2 = netdev_priv(dev);
3141 const struct sky2_hw *hw = sky2->hw;
3142 u32 supported = sky2_supported_modes(hw);
3143
3144 if (ecmd->autoneg == AUTONEG_ENABLE) {
3145 ecmd->advertising = supported;
3146 sky2->duplex = -1;
3147 sky2->speed = -1;
3148 } else {
3149 u32 setting;
3150
793b883e 3151 switch (ecmd->speed) {
cd28ab6a
SH		 3152 case SPEED_1000:
3153 if (ecmd->duplex == DUPLEX_FULL)
3154 setting = SUPPORTED_1000baseT_Full;
3155 else if (ecmd->duplex == DUPLEX_HALF)
3156 setting = SUPPORTED_1000baseT_Half;
3157 else
3158 return -EINVAL;
3159 break;
3160 case SPEED_100:
3161 if (ecmd->duplex == DUPLEX_FULL)
3162 setting = SUPPORTED_100baseT_Full;
3163 else if (ecmd->duplex == DUPLEX_HALF)
3164 setting = SUPPORTED_100baseT_Half;
3165 else
3166 return -EINVAL;
3167 break;
3168
3169 case SPEED_10:
3170 if (ecmd->duplex == DUPLEX_FULL)
3171 setting = SUPPORTED_10baseT_Full;
3172 else if (ecmd->duplex == DUPLEX_HALF)
3173 setting = SUPPORTED_10baseT_Half;
3174 else
3175 return -EINVAL;
3176 break;
3177 default:
3178 return -EINVAL;
3179 }
3180
3181 if ((setting & supported) == 0)
3182 return -EINVAL;
3183
3184 sky2->speed = ecmd->speed;
3185 sky2->duplex = ecmd->duplex;
3186 }
3187
3188 sky2->autoneg = ecmd->autoneg;
3189 sky2->advertising = ecmd->advertising;
3190
d1b139c0 3191 if (netif_running(dev)) {
1b537565 3192 sky2_phy_reinit(sky2);
d1b139c0
SH		 3193 sky2_set_multicast(dev);
3194 }
cd28ab6a
SH		 3195
3196 return 0;
3197}
3198
3199static void sky2_get_drvinfo(struct net_device *dev,
3200 struct ethtool_drvinfo *info)
3201{
3202 struct sky2_port *sky2 = netdev_priv(dev);
3203
3204 strcpy(info->driver, DRV_NAME);
3205 strcpy(info->version, DRV_VERSION);
3206 strcpy(info->fw_version, "N/A");
3207 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
3208}
3209
3210static const struct sky2_stat {
793b883e
SH		 3211 char name[ETH_GSTRING_LEN];
3212 u16 offset;
cd28ab6a
SH		 3213} sky2_stats[] = {
3214 { "tx_bytes", GM_TXO_OK_HI },
3215 { "rx_bytes", GM_RXO_OK_HI },
3216 { "tx_broadcast", GM_TXF_BC_OK },
3217 { "rx_broadcast", GM_RXF_BC_OK },
3218 { "tx_multicast", GM_TXF_MC_OK },
3219 { "rx_multicast", GM_RXF_MC_OK },
3220 { "tx_unicast", GM_TXF_UC_OK },
3221 { "rx_unicast", GM_RXF_UC_OK },
3222 { "tx_mac_pause", GM_TXF_MPAUSE },
3223 { "rx_mac_pause", GM_RXF_MPAUSE },
eadfa7dd 3224 { "collisions", GM_TXF_COL },
cd28ab6a
SH		 3225 { "late_collision",GM_TXF_LAT_COL },
3226 { "aborted", GM_TXF_ABO_COL },
eadfa7dd 3227 { "single_collisions", GM_TXF_SNG_COL },
cd28ab6a 3228 { "multi_collisions", GM_TXF_MUL_COL },
eadfa7dd 3229
d2604540 3230 { "rx_short", GM_RXF_SHT },
cd28ab6a 3231 { "rx_runt", GM_RXE_FRAG },
eadfa7dd
SH		 3232 { "rx_64_byte_packets", GM_RXF_64B },
3233 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3234 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3235 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3236 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3237 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3238 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
cd28ab6a 3239 { "rx_too_long", GM_RXF_LNG_ERR },
eadfa7dd
SH		 3240 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3241 { "rx_jabber", GM_RXF_JAB_PKT },
cd28ab6a 3242 { "rx_fcs_error", GM_RXF_FCS_ERR },
eadfa7dd
SH		 3243
3244 { "tx_64_byte_packets", GM_TXF_64B },
3245 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3246 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3247 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3248 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3249 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3250 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3251 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
cd28ab6a
SH		 3252};
3253
cd28ab6a
SH		 3254static u32 sky2_get_rx_csum(struct net_device *dev)
3255{
3256 struct sky2_port *sky2 = netdev_priv(dev);
3257
3258 return sky2->rx_csum;
3259}
3260
3261static int sky2_set_rx_csum(struct net_device *dev, u32 data)
3262{
3263 struct sky2_port *sky2 = netdev_priv(dev);
3264
3265 sky2->rx_csum = data;
793b883e 3266
cd28ab6a
SH		 3267 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
3268 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
3269
3270 return 0;
3271}
3272
3273static u32 sky2_get_msglevel(struct net_device *netdev)
3274{
3275 struct sky2_port *sky2 = netdev_priv(netdev);
3276 return sky2->msg_enable;
3277}
3278
9a7ae0a9
SH		 3279static int sky2_nway_reset(struct net_device *dev)
3280{
3281 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9 3282
16ad91e1 3283 if (!netif_running(dev) || sky2->autoneg != AUTONEG_ENABLE)
9a7ae0a9
SH		 3284 return -EINVAL;
3285
1b537565 3286 sky2_phy_reinit(sky2);
d1b139c0 3287 sky2_set_multicast(dev);
9a7ae0a9
SH		 3288
3289 return 0;
3290}
3291
793b883e 3292static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 3293{
3294 struct sky2_hw *hw = sky2->hw;
3295 unsigned port = sky2->port;
3296 int i;
3297
3298 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 3299 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 3300 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 3301 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 3302
793b883e 3303 for (i = 2; i < count; i++)
cd28ab6a
SH		 3304 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
3305}
3306
cd28ab6a
SH		 3307static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3308{
3309 struct sky2_port *sky2 = netdev_priv(netdev);
3310 sky2->msg_enable = value;
3311}
3312
b9f2c044 3313static int sky2_get_sset_count(struct net_device *dev, int sset)
cd28ab6a 3314{
b9f2c044
JG		 3315 switch (sset) {
3316 case ETH_SS_STATS:
3317 return ARRAY_SIZE(sky2_stats);
3318 default:
3319 return -EOPNOTSUPP;
3320 }
cd28ab6a
SH		 3321}
3322
3323static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 3324 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 3325{
3326 struct sky2_port *sky2 = netdev_priv(dev);
3327
793b883e 3328 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 3329}
3330
793b883e 3331static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 3332{
3333 int i;
3334
3335 switch (stringset) {
3336 case ETH_SS_STATS:
3337 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3338 memcpy(data + i * ETH_GSTRING_LEN,
3339 sky2_stats[i].name, ETH_GSTRING_LEN);
3340 break;
3341 }
3342}
3343
cd28ab6a
SH		 3344static int sky2_set_mac_address(struct net_device *dev, void *p)
3345{
3346 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 3347 struct sky2_hw *hw = sky2->hw;
3348 unsigned port = sky2->port;
3349 const struct sockaddr *addr = p;
cd28ab6a
SH		 3350
3351 if (!is_valid_ether_addr(addr->sa_data))
3352 return -EADDRNOTAVAIL;
3353
cd28ab6a 3354 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 3355 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 3356 dev->dev_addr, ETH_ALEN);
a8ab1ec0 3357 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 3358 dev->dev_addr, ETH_ALEN);
1b537565 3359
a8ab1ec0
SH		 3360 /* virtual address for data */
3361 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3362
3363 /* physical address: used for pause frames */
3364 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 3365
3366 return 0;
cd28ab6a
SH		 3367}
3368
a052b52f
SH		 3369static void inline sky2_add_filter(u8 filter[8], const u8 *addr)
3370{
3371 u32 bit;
3372
3373 bit = ether_crc(ETH_ALEN, addr) & 63;
3374 filter[bit >> 3] |= 1 << (bit & 7);
3375}
3376
cd28ab6a
SH		 3377static void sky2_set_multicast(struct net_device *dev)
3378{
3379 struct sky2_port *sky2 = netdev_priv(dev);
3380 struct sky2_hw *hw = sky2->hw;
3381 unsigned port = sky2->port;
3382 struct dev_mc_list *list = dev->mc_list;
3383 u16 reg;
3384 u8 filter[8];
a052b52f
SH		 3385 int rx_pause;
3386 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
cd28ab6a 3387
a052b52f 3388 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
cd28ab6a
SH		 3389 memset(filter, 0, sizeof(filter));
3390
3391 reg = gma_read16(hw, port, GM_RX_CTRL);
3392 reg |= GM_RXCR_UCF_ENA;
3393
d571b694 3394 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 3395 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
a052b52f 3396 else if (dev->flags & IFF_ALLMULTI)
cd28ab6a 3397 memset(filter, 0xff, sizeof(filter));
a052b52f 3398 else if (dev->mc_count == 0 && !rx_pause)
cd28ab6a
SH		 3399 reg &= ~GM_RXCR_MCF_ENA;
3400 else {
3401 int i;
3402 reg |= GM_RXCR_MCF_ENA;
3403
a052b52f
SH		 3404 if (rx_pause)
3405 sky2_add_filter(filter, pause_mc_addr);
3406
3407 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3408 sky2_add_filter(filter, list->dmi_addr);
cd28ab6a
SH		 3409 }
3410
cd28ab6a 3411 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 3412 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 3413 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 3414 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 3415 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 3416 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 3417 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 3418 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 3419
3420 gma_write16(hw, port, GM_RX_CTRL, reg);
3421}
3422
3423/* Can have one global because blinking is controlled by
3424 * ethtool and that is always under RTNL mutex
3425 */
a84d0a3d 3426static void sky2_led(struct sky2_port *sky2, enum led_mode mode)
cd28ab6a 3427{
a84d0a3d
SH		 3428 struct sky2_hw *hw = sky2->hw;
3429 unsigned port = sky2->port;
793b883e 3430
a84d0a3d
SH		 3431 spin_lock_bh(&sky2->phy_lock);
3432 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3433 hw->chip_id == CHIP_ID_YUKON_EX ||
3434 hw->chip_id == CHIP_ID_YUKON_SUPR) {
3435 u16 pg;
793b883e
SH		 3436 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3437 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
793b883e 3438
a84d0a3d
SH		 3439 switch (mode) {
3440 case MO_LED_OFF:
3441 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3442 PHY_M_LEDC_LOS_CTRL(8) |
3443 PHY_M_LEDC_INIT_CTRL(8) |
3444 PHY_M_LEDC_STA1_CTRL(8) |
3445 PHY_M_LEDC_STA0_CTRL(8));
3446 break;
3447 case MO_LED_ON:
3448 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3449 PHY_M_LEDC_LOS_CTRL(9) |
3450 PHY_M_LEDC_INIT_CTRL(9) |
3451 PHY_M_LEDC_STA1_CTRL(9) |
3452 PHY_M_LEDC_STA0_CTRL(9));
3453 break;
3454 case MO_LED_BLINK:
3455 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3456 PHY_M_LEDC_LOS_CTRL(0xa) |
3457 PHY_M_LEDC_INIT_CTRL(0xa) |
3458 PHY_M_LEDC_STA1_CTRL(0xa) |
3459 PHY_M_LEDC_STA0_CTRL(0xa));
3460 break;
3461 case MO_LED_NORM:
3462 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3463 PHY_M_LEDC_LOS_CTRL(1) |
3464 PHY_M_LEDC_INIT_CTRL(8) |
3465 PHY_M_LEDC_STA1_CTRL(7) |
3466 PHY_M_LEDC_STA0_CTRL(7));
3467 }
793b883e 3468
a84d0a3d
SH		 3469 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3470 } else
7d2e3cb7 3471 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
a84d0a3d
SH		 3472 PHY_M_LED_MO_DUP(mode) |
3473 PHY_M_LED_MO_10(mode) |
3474 PHY_M_LED_MO_100(mode) |
3475 PHY_M_LED_MO_1000(mode) |
3476 PHY_M_LED_MO_RX(mode) |
3477 PHY_M_LED_MO_TX(mode));
3478
3479 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 3480}
3481
3482/* blink LED's for finding board */
3483static int sky2_phys_id(struct net_device *dev, u32 data)
3484{
3485 struct sky2_port *sky2 = netdev_priv(dev);
a84d0a3d 3486 unsigned int i;
cd28ab6a 3487
a84d0a3d
SH		 3488 if (data == 0)
3489 data = UINT_MAX;
cd28ab6a 3490
a84d0a3d
SH		 3491 for (i = 0; i < data; i++) {
3492 sky2_led(sky2, MO_LED_ON);
3493 if (msleep_interruptible(500))
3494 break;
3495 sky2_led(sky2, MO_LED_OFF);
3496 if (msleep_interruptible(500))
3497 break;
793b883e 3498 }
a84d0a3d 3499 sky2_led(sky2, MO_LED_NORM);
cd28ab6a
SH		 3500
3501 return 0;
3502}
3503
3504static void sky2_get_pauseparam(struct net_device *dev,
3505 struct ethtool_pauseparam *ecmd)
3506{
3507 struct sky2_port *sky2 = netdev_priv(dev);
3508
16ad91e1
SH		 3509 switch (sky2->flow_mode) {
3510 case FC_NONE:
3511 ecmd->tx_pause = ecmd->rx_pause = 0;
3512 break;
3513 case FC_TX:
3514 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
3515 break;
3516 case FC_RX:
3517 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
3518 break;
3519 case FC_BOTH:
3520 ecmd->tx_pause = ecmd->rx_pause = 1;
3521 }
3522
cd28ab6a
SH		 3523 ecmd->autoneg = sky2->autoneg;
3524}
3525
3526static int sky2_set_pauseparam(struct net_device *dev,
3527 struct ethtool_pauseparam *ecmd)
3528{
3529 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 3530
3531 sky2->autoneg = ecmd->autoneg;
16ad91e1 3532 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
cd28ab6a 3533
16ad91e1
SH		 3534 if (netif_running(dev))
3535 sky2_phy_reinit(sky2);
cd28ab6a 3536
2eaba1a2 3537 return 0;
cd28ab6a
SH		 3538}
3539
fb17358f
SH		 3540static int sky2_get_coalesce(struct net_device *dev,
3541 struct ethtool_coalesce *ecmd)
3542{
3543 struct sky2_port *sky2 = netdev_priv(dev);
3544 struct sky2_hw *hw = sky2->hw;
3545
3546 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
3547 ecmd->tx_coalesce_usecs = 0;
3548 else {
3549 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
3550 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
3551 }
3552 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
3553
3554 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
3555 ecmd->rx_coalesce_usecs = 0;
3556 else {
3557 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
3558 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
3559 }
3560 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
3561
3562 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
3563 ecmd->rx_coalesce_usecs_irq = 0;
3564 else {
3565 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
3566 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
3567 }
3568
3569 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
3570
3571 return 0;
3572}
3573
3574/* Note: this affect both ports */
3575static int sky2_set_coalesce(struct net_device *dev,
3576 struct ethtool_coalesce *ecmd)
3577{
3578 struct sky2_port *sky2 = netdev_priv(dev);
3579 struct sky2_hw *hw = sky2->hw;
77b3d6a2 3580 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 3581
77b3d6a2
SH		 3582 if (ecmd->tx_coalesce_usecs > tmax ||
3583 ecmd->rx_coalesce_usecs > tmax ||
3584 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 3585 return -EINVAL;
3586
ff81fbbe 3587 if (ecmd->tx_max_coalesced_frames >= TX_RING_SIZE-1)
fb17358f 3588 return -EINVAL;
ff81fbbe 3589 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 3590 return -EINVAL;
ff81fbbe 3591 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 3592 return -EINVAL;
3593
3594 if (ecmd->tx_coalesce_usecs == 0)
3595 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
3596 else {
3597 sky2_write32(hw, STAT_TX_TIMER_INI,
3598 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
3599 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3600 }
3601 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
3602
3603 if (ecmd->rx_coalesce_usecs == 0)
3604 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
3605 else {
3606 sky2_write32(hw, STAT_LEV_TIMER_INI,
3607 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
3608 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3609 }
3610 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
3611
3612 if (ecmd->rx_coalesce_usecs_irq == 0)
3613 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
3614 else {
d28d4870 3615 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 3616 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
3617 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3618 }
3619 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
3620 return 0;
3621}
3622
793b883e
SH		 3623static void sky2_get_ringparam(struct net_device *dev,
3624 struct ethtool_ringparam *ering)
3625{
3626 struct sky2_port *sky2 = netdev_priv(dev);
3627
3628 ering->rx_max_pending = RX_MAX_PENDING;
3629 ering->rx_mini_max_pending = 0;
3630 ering->rx_jumbo_max_pending = 0;
3631 ering->tx_max_pending = TX_RING_SIZE - 1;
3632
3633 ering->rx_pending = sky2->rx_pending;
3634 ering->rx_mini_pending = 0;
3635 ering->rx_jumbo_pending = 0;
3636 ering->tx_pending = sky2->tx_pending;
3637}
3638
3639static int sky2_set_ringparam(struct net_device *dev,
3640 struct ethtool_ringparam *ering)
3641{
3642 struct sky2_port *sky2 = netdev_priv(dev);
3643 int err = 0;
3644
3645 if (ering->rx_pending > RX_MAX_PENDING ||
3646 ering->rx_pending < 8 ||
3647 ering->tx_pending < MAX_SKB_TX_LE ||
3648 ering->tx_pending > TX_RING_SIZE - 1)
3649 return -EINVAL;
3650
3651 if (netif_running(dev))
3652 sky2_down(dev);
3653
3654 sky2->rx_pending = ering->rx_pending;
3655 sky2->tx_pending = ering->tx_pending;
3656
1b537565 3657 if (netif_running(dev)) {
793b883e 3658 err = sky2_up(dev);
1b537565
SH		 3659 if (err)
3660 dev_close(dev);
3661 }
793b883e
SH		 3662
3663 return err;
3664}
3665
793b883e
SH		 3666static int sky2_get_regs_len(struct net_device *dev)
3667{
6e4cbb34 3668 return 0x4000;
793b883e
SH		 3669}
3670
3671/*
3672 * Returns copy of control register region
3ead5db7 3673 * Note: ethtool_get_regs always provides full size (16k) buffer
793b883e
SH		 3674 */
3675static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3676 void *p)
3677{
3678 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 3679 const void __iomem *io = sky2->hw->regs;
295b54c4 3680 unsigned int b;
793b883e
SH		 3681
3682 regs->version = 1;
793b883e 3683
295b54c4
SH		 3684 for (b = 0; b < 128; b++) {
3685 /* This complicated switch statement is to make sure and
3686 * only access regions that are unreserved.
3687 * Some blocks are only valid on dual port cards.
3688 * and block 3 has some special diagnostic registers that
3689 * are poison.
3690 */
3691 switch (b) {
3692 case 3:
3693 /* skip diagnostic ram region */
3694 memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10);
3695 break;
3ead5db7 3696
295b54c4
SH		 3697 /* dual port cards only */
3698 case 5: /* Tx Arbiter 2 */
3699 case 9: /* RX2 */
3700 case 14 ... 15: /* TX2 */
3701 case 17: case 19: /* Ram Buffer 2 */
3702 case 22 ... 23: /* Tx Ram Buffer 2 */
3703 case 25: /* Rx MAC Fifo 1 */
3704 case 27: /* Tx MAC Fifo 2 */
3705 case 31: /* GPHY 2 */
3706 case 40 ... 47: /* Pattern Ram 2 */
3707 case 52: case 54: /* TCP Segmentation 2 */
3708 case 112 ... 116: /* GMAC 2 */
3709 if (sky2->hw->ports == 1)
3710 goto reserved;
3711 /* fall through */
3712 case 0: /* Control */
3713 case 2: /* Mac address */
3714 case 4: /* Tx Arbiter 1 */
3715 case 7: /* PCI express reg */
3716 case 8: /* RX1 */
3717 case 12 ... 13: /* TX1 */
3718 case 16: case 18:/* Rx Ram Buffer 1 */
3719 case 20 ... 21: /* Tx Ram Buffer 1 */
3720 case 24: /* Rx MAC Fifo 1 */
3721 case 26: /* Tx MAC Fifo 1 */
3722 case 28 ... 29: /* Descriptor and status unit */
3723 case 30: /* GPHY 1*/
3724 case 32 ... 39: /* Pattern Ram 1 */
3725 case 48: case 50: /* TCP Segmentation 1 */
3726 case 56 ... 60: /* PCI space */
3727 case 80 ... 84: /* GMAC 1 */
3728 memcpy_fromio(p, io, 128);
3729 break;
3730 default:
3731reserved:
3732 memset(p, 0, 128);
3733 }
3ead5db7 3734
295b54c4
SH		 3735 p += 128;
3736 io += 128;
3737 }
793b883e 3738}
cd28ab6a 3739
b628ed98
SH		 3740/* In order to do Jumbo packets on these chips, need to turn off the
3741 * transmit store/forward. Therefore checksum offload won't work.
3742 */
3743static int no_tx_offload(struct net_device *dev)
3744{
3745 const struct sky2_port *sky2 = netdev_priv(dev);
3746 const struct sky2_hw *hw = sky2->hw;
3747
69161611 3748 return dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U;
b628ed98
SH		 3749}
3750
3751static int sky2_set_tx_csum(struct net_device *dev, u32 data)
3752{
3753 if (data && no_tx_offload(dev))
3754 return -EINVAL;
3755
3756 return ethtool_op_set_tx_csum(dev, data);
3757}
3758
3759
3760static int sky2_set_tso(struct net_device *dev, u32 data)
3761{
3762 if (data && no_tx_offload(dev))
3763 return -EINVAL;
3764
3765 return ethtool_op_set_tso(dev, data);
3766}
3767
f4331a6d
SH		 3768static int sky2_get_eeprom_len(struct net_device *dev)
3769{
3770 struct sky2_port *sky2 = netdev_priv(dev);
b32f40c4 3771 struct sky2_hw *hw = sky2->hw;
f4331a6d
SH		 3772 u16 reg2;
3773
b32f40c4 3774 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
f4331a6d
SH		 3775 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3776}
3777
1413235c 3778static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy)
f4331a6d 3779{
1413235c 3780 unsigned long start = jiffies;
f4331a6d 3781
1413235c
SH		 3782 while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) {
3783 /* Can take up to 10.6 ms for write */
3784 if (time_after(jiffies, start + HZ/4)) {
3785 dev_err(&hw->pdev->dev, PFX "VPD cycle timed out");
3786 return -ETIMEDOUT;
3787 }
3788 mdelay(1);
3789 }
167f53d0 3790
1413235c
SH		 3791 return 0;
3792}
167f53d0 3793
1413235c
SH		 3794static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data,
3795 u16 offset, size_t length)
3796{
3797 int rc = 0;
3798
3799 while (length > 0) {
3800 u32 val;
3801
3802 sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset);
3803 rc = sky2_vpd_wait(hw, cap, 0);
3804 if (rc)
3805 break;
3806
3807 val = sky2_pci_read32(hw, cap + PCI_VPD_DATA);
3808
3809 memcpy(data, &val, min(sizeof(val), length));
3810 offset += sizeof(u32);
3811 data += sizeof(u32);
3812 length -= sizeof(u32);
3813 }
3814
3815 return rc;
f4331a6d
SH		 3816}
3817
1413235c
SH		 3818static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data,
3819 u16 offset, unsigned int length)
f4331a6d 3820{
1413235c
SH		 3821 unsigned int i;
3822 int rc = 0;
3823
3824 for (i = 0; i < length; i += sizeof(u32)) {
3825 u32 val = *(u32 *)(data + i);
3826
3827 sky2_pci_write32(hw, cap + PCI_VPD_DATA, val);
3828 sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
3829
3830 rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F);
3831 if (rc)
3832 break;
3833 }
3834 return rc;
f4331a6d
SH		 3835}
3836
3837static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3838 u8 *data)
3839{
3840 struct sky2_port *sky2 = netdev_priv(dev);
3841 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3842
3843 if (!cap)
3844 return -EINVAL;
3845
3846 eeprom->magic = SKY2_EEPROM_MAGIC;
3847
1413235c 3848 return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3849}
3850
3851static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3852 u8 *data)
3853{
3854 struct sky2_port *sky2 = netdev_priv(dev);
3855 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3856
3857 if (!cap)
3858 return -EINVAL;
3859
3860 if (eeprom->magic != SKY2_EEPROM_MAGIC)
3861 return -EINVAL;
3862
1413235c
SH		 3863 /* Partial writes not supported */
3864 if ((eeprom->offset & 3) || (eeprom->len & 3))
3865 return -EINVAL;
f4331a6d 3866
1413235c 3867 return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3868}
3869
3870
7282d491 3871static const struct ethtool_ops sky2_ethtool_ops = {
f4331a6d
SH		 3872 .get_settings = sky2_get_settings,
3873 .set_settings = sky2_set_settings,
3874 .get_drvinfo = sky2_get_drvinfo,
3875 .get_wol = sky2_get_wol,
3876 .set_wol = sky2_set_wol,
3877 .get_msglevel = sky2_get_msglevel,
3878 .set_msglevel = sky2_set_msglevel,
3879 .nway_reset = sky2_nway_reset,
3880 .get_regs_len = sky2_get_regs_len,
3881 .get_regs = sky2_get_regs,
3882 .get_link = ethtool_op_get_link,
3883 .get_eeprom_len = sky2_get_eeprom_len,
3884 .get_eeprom = sky2_get_eeprom,
3885 .set_eeprom = sky2_set_eeprom,
f4331a6d 3886 .set_sg = ethtool_op_set_sg,
f4331a6d 3887 .set_tx_csum = sky2_set_tx_csum,
f4331a6d
SH		 3888 .set_tso = sky2_set_tso,
3889 .get_rx_csum = sky2_get_rx_csum,
3890 .set_rx_csum = sky2_set_rx_csum,
3891 .get_strings = sky2_get_strings,
3892 .get_coalesce = sky2_get_coalesce,
3893 .set_coalesce = sky2_set_coalesce,
3894 .get_ringparam = sky2_get_ringparam,
3895 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 3896 .get_pauseparam = sky2_get_pauseparam,
3897 .set_pauseparam = sky2_set_pauseparam,
f4331a6d 3898 .phys_id = sky2_phys_id,
b9f2c044 3899 .get_sset_count = sky2_get_sset_count,
cd28ab6a
SH		 3900 .get_ethtool_stats = sky2_get_ethtool_stats,
3901};
3902
3cf26753
SH		 3903#ifdef CONFIG_SKY2_DEBUG
3904
3905static struct dentry *sky2_debug;
3906
e4c2abe2
SH		 3907
3908/*
3909 * Read and parse the first part of Vital Product Data
3910 */
3911#define VPD_SIZE 128
3912#define VPD_MAGIC 0x82
3913
3914static const struct vpd_tag {
3915 char tag[2];
3916 char *label;
3917} vpd_tags[] = {
3918 { "PN", "Part Number" },
3919 { "EC", "Engineering Level" },
3920 { "MN", "Manufacturer" },
3921 { "SN", "Serial Number" },
3922 { "YA", "Asset Tag" },
3923 { "VL", "First Error Log Message" },
3924 { "VF", "Second Error Log Message" },
3925 { "VB", "Boot Agent ROM Configuration" },
3926 { "VE", "EFI UNDI Configuration" },
3927};
3928
3929static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw)
3930{
3931 size_t vpd_size;
3932 loff_t offs;
3933 u8 len;
3934 unsigned char *buf;
3935 u16 reg2;
3936
3937 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
3938 vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3939
3940 seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev));
3941 buf = kmalloc(vpd_size, GFP_KERNEL);
3942 if (!buf) {
3943 seq_puts(seq, "no memory!\n");
3944 return;
3945 }
3946
3947 if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) {
3948 seq_puts(seq, "VPD read failed\n");
3949 goto out;
3950 }
3951
3952 if (buf[0] != VPD_MAGIC) {
3953 seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]);
3954 goto out;
3955 }
3956 len = buf[1];
3957 if (len == 0 || len > vpd_size - 4) {
3958 seq_printf(seq, "Invalid id length: %d\n", len);
3959 goto out;
3960 }
3961
3962 seq_printf(seq, "%.*s\n", len, buf + 3);
3963 offs = len + 3;
3964
3965 while (offs < vpd_size - 4) {
3966 int i;
3967
3968 if (!memcmp("RW", buf + offs, 2)) /* end marker */
3969 break;
3970 len = buf[offs + 2];
3971 if (offs + len + 3 >= vpd_size)
3972 break;
3973
3974 for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) {
3975 if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) {
3976 seq_printf(seq, " %s: %.*s\n",
3977 vpd_tags[i].label, len, buf + offs + 3);
3978 break;
3979 }
3980 }
3981 offs += len + 3;
3982 }
3983out:
3984 kfree(buf);
3985}
3986
3cf26753
SH		 3987static int sky2_debug_show(struct seq_file *seq, void *v)
3988{
3989 struct net_device *dev = seq->private;
3990 const struct sky2_port *sky2 = netdev_priv(dev);
bea3348e 3991 struct sky2_hw *hw = sky2->hw;
3cf26753
SH		 3992 unsigned port = sky2->port;
3993 unsigned idx, last;
3994 int sop;
3995
e4c2abe2 3996 sky2_show_vpd(seq, hw);
3cf26753 3997
e4c2abe2 3998 seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n",
3cf26753
SH		 3999 sky2_read32(hw, B0_ISRC),
4000 sky2_read32(hw, B0_IMSK),
4001 sky2_read32(hw, B0_Y2_SP_ICR));
4002
e4c2abe2
SH		 4003 if (!netif_running(dev)) {
4004 seq_printf(seq, "network not running\n");
4005 return 0;
4006 }
4007
bea3348e 4008 napi_disable(&hw->napi);
3cf26753
SH		 4009 last = sky2_read16(hw, STAT_PUT_IDX);
4010
4011 if (hw->st_idx == last)
4012 seq_puts(seq, "Status ring (empty)\n");
4013 else {
4014 seq_puts(seq, "Status ring\n");
4015 for (idx = hw->st_idx; idx != last && idx < STATUS_RING_SIZE;
4016 idx = RING_NEXT(idx, STATUS_RING_SIZE)) {
4017 const struct sky2_status_le *le = hw->st_le + idx;
4018 seq_printf(seq, "[%d] %#x %d %#x\n",
4019 idx, le->opcode, le->length, le->status);
4020 }
4021 seq_puts(seq, "\n");
4022 }
4023
4024 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
4025 sky2->tx_cons, sky2->tx_prod,
4026 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
4027 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
4028
4029 /* Dump contents of tx ring */
4030 sop = 1;
4031 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < TX_RING_SIZE;
4032 idx = RING_NEXT(idx, TX_RING_SIZE)) {
4033 const struct sky2_tx_le *le = sky2->tx_le + idx;
4034 u32 a = le32_to_cpu(le->addr);
4035
4036 if (sop)
4037 seq_printf(seq, "%u:", idx);
4038 sop = 0;
4039
4040 switch(le->opcode & ~HW_OWNER) {
4041 case OP_ADDR64:
4042 seq_printf(seq, " %#x:", a);
4043 break;
4044 case OP_LRGLEN:
4045 seq_printf(seq, " mtu=%d", a);
4046 break;
4047 case OP_VLAN:
4048 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
4049 break;
4050 case OP_TCPLISW:
4051 seq_printf(seq, " csum=%#x", a);
4052 break;
4053 case OP_LARGESEND:
4054 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
4055 break;
4056 case OP_PACKET:
4057 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
4058 break;
4059 case OP_BUFFER:
4060 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
4061 break;
4062 default:
4063 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
4064 a, le16_to_cpu(le->length));
4065 }
4066
4067 if (le->ctrl & EOP) {
4068 seq_putc(seq, '\n');
4069 sop = 1;
4070 }
4071 }
4072
4073 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
4074 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
4075 last = sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
4076 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
4077
d1d08d12 4078 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 4079 napi_enable(&hw->napi);
3cf26753
SH		 4080 return 0;
4081}
4082
4083static int sky2_debug_open(struct inode *inode, struct file *file)
4084{
4085 return single_open(file, sky2_debug_show, inode->i_private);
4086}
4087
4088static const struct file_operations sky2_debug_fops = {
4089 .owner = THIS_MODULE,
4090 .open = sky2_debug_open,
4091 .read = seq_read,
4092 .llseek = seq_lseek,
4093 .release = single_release,
4094};
4095
4096/*
4097 * Use network device events to create/remove/rename
4098 * debugfs file entries
4099 */
4100static int sky2_device_event(struct notifier_block *unused,
4101 unsigned long event, void *ptr)
4102{
4103 struct net_device *dev = ptr;
5b296bc9 4104 struct sky2_port *sky2 = netdev_priv(dev);
3cf26753 4105
1436b301 4106 if (dev->netdev_ops->ndo_open != sky2_up || !sky2_debug)
5b296bc9 4107 return NOTIFY_DONE;
3cf26753 4108
5b296bc9
SH		 4109 switch(event) {
4110 case NETDEV_CHANGENAME:
4111 if (sky2->debugfs) {
4112 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
4113 sky2_debug, dev->name);
4114 }
4115 break;
3cf26753 4116
5b296bc9
SH		 4117 case NETDEV_GOING_DOWN:
4118 if (sky2->debugfs) {
4119 printk(KERN_DEBUG PFX "%s: remove debugfs\n",
4120 dev->name);
4121 debugfs_remove(sky2->debugfs);
4122 sky2->debugfs = NULL;
3cf26753 4123 }
5b296bc9
SH		 4124 break;
4125
4126 case NETDEV_UP:
4127 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
4128 sky2_debug, dev,
4129 &sky2_debug_fops);
4130 if (IS_ERR(sky2->debugfs))
4131 sky2->debugfs = NULL;
3cf26753
SH		 4132 }
4133
4134 return NOTIFY_DONE;
4135}
4136
4137static struct notifier_block sky2_notifier = {
4138 .notifier_call = sky2_device_event,
4139};
4140
4141
4142static __init void sky2_debug_init(void)
4143{
4144 struct dentry *ent;
4145
4146 ent = debugfs_create_dir("sky2", NULL);
4147 if (!ent || IS_ERR(ent))
4148 return;
4149
4150 sky2_debug = ent;
4151 register_netdevice_notifier(&sky2_notifier);
4152}
4153
4154static __exit void sky2_debug_cleanup(void)
4155{
4156 if (sky2_debug) {
4157 unregister_netdevice_notifier(&sky2_notifier);
4158 debugfs_remove(sky2_debug);
4159 sky2_debug = NULL;
4160 }
4161}
4162
4163#else
4164#define sky2_debug_init()
4165#define sky2_debug_cleanup()
4166#endif
4167
1436b301
SH		 4168/* Two copies of network device operations to handle special case of
4169 not allowing netpoll on second port */
4170static const struct net_device_ops sky2_netdev_ops[2] = {
4171 {
4172 .ndo_open = sky2_up,
4173 .ndo_stop = sky2_down,
00829823 4174 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4175 .ndo_do_ioctl = sky2_ioctl,
4176 .ndo_validate_addr = eth_validate_addr,
4177 .ndo_set_mac_address = sky2_set_mac_address,
4178 .ndo_set_multicast_list = sky2_set_multicast,
4179 .ndo_change_mtu = sky2_change_mtu,
4180 .ndo_tx_timeout = sky2_tx_timeout,
4181#ifdef SKY2_VLAN_TAG_USED
4182 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4183#endif
4184#ifdef CONFIG_NET_POLL_CONTROLLER
4185 .ndo_poll_controller = sky2_netpoll,
4186#endif
4187 },
4188 {
4189 .ndo_open = sky2_up,
4190 .ndo_stop = sky2_down,
00829823 4191 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4192 .ndo_do_ioctl = sky2_ioctl,
4193 .ndo_validate_addr = eth_validate_addr,
4194 .ndo_set_mac_address = sky2_set_mac_address,
4195 .ndo_set_multicast_list = sky2_set_multicast,
4196 .ndo_change_mtu = sky2_change_mtu,
4197 .ndo_tx_timeout = sky2_tx_timeout,
4198#ifdef SKY2_VLAN_TAG_USED
4199 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4200#endif
4201 },
4202};
3cf26753 4203
cd28ab6a
SH		 4204/* Initialize network device */
4205static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
e3173832 4206 unsigned port,
be63a21c 4207 int highmem, int wol)
cd28ab6a
SH		 4208{
4209 struct sky2_port *sky2;
4210 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
4211
4212 if (!dev) {
898eb71c 4213 dev_err(&hw->pdev->dev, "etherdev alloc failed\n");
cd28ab6a
SH		 4214 return NULL;
4215 }
4216
cd28ab6a 4217 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 4218 dev->irq = hw->pdev->irq;
cd28ab6a 4219 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
cd28ab6a 4220 dev->watchdog_timeo = TX_WATCHDOG;
1436b301 4221 dev->netdev_ops = &sky2_netdev_ops[port];
cd28ab6a
SH		 4222
4223 sky2 = netdev_priv(dev);
4224 sky2->netdev = dev;
4225 sky2->hw = hw;
4226 sky2->msg_enable = netif_msg_init(debug, default_msg);
4227
cd28ab6a
SH		 4228 /* Auto speed and flow control */
4229 sky2->autoneg = AUTONEG_ENABLE;
16ad91e1
SH		 4230 sky2->flow_mode = FC_BOTH;
4231
cd28ab6a
SH		 4232 sky2->duplex = -1;
4233 sky2->speed = -1;
4234 sky2->advertising = sky2_supported_modes(hw);
8b31cfbc 4235 sky2->rx_csum = (hw->chip_id != CHIP_ID_YUKON_XL);
be63a21c 4236 sky2->wol = wol;
75d070c5 4237
e07b1aa8 4238 spin_lock_init(&sky2->phy_lock);
793b883e 4239 sky2->tx_pending = TX_DEF_PENDING;
290d4de5 4240 sky2->rx_pending = RX_DEF_PENDING;
cd28ab6a
SH		 4241
4242 hw->dev[port] = dev;
4243
4244 sky2->port = port;
4245
4a50a876 4246 dev->features |= NETIF_F_TSO | NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a
SH		 4247 if (highmem)
4248 dev->features |= NETIF_F_HIGHDMA;
cd28ab6a 4249
d1f13708 4250#ifdef SKY2_VLAN_TAG_USED
d6c9bc1e
SH		 4251 /* The workaround for FE+ status conflicts with VLAN tag detection. */
4252 if (!(sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
4253 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0)) {
4254 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
d6c9bc1e 4255 }
d1f13708
SH		 4256#endif
4257
cd28ab6a 4258 /* read the mac address */
793b883e 4259 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 4260 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a 4261
cd28ab6a
SH		 4262 return dev;
4263}
4264
28bd181a 4265static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 4266{
4267 const struct sky2_port *sky2 = netdev_priv(dev);
4268
4269 if (netif_msg_probe(sky2))
e174961c
JB		 4270 printk(KERN_INFO PFX "%s: addr %pM\n",
4271 dev->name, dev->dev_addr);
cd28ab6a
SH		 4272}
4273
fb2690a9 4274/* Handle software interrupt used during MSI test */
7d12e780 4275static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
fb2690a9
SH		 4276{
4277 struct sky2_hw *hw = dev_id;
4278 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
4279
4280 if (status == 0)
4281 return IRQ_NONE;
4282
4283 if (status & Y2_IS_IRQ_SW) {
ea76e635 4284 hw->flags |= SKY2_HW_USE_MSI;
fb2690a9
SH		 4285 wake_up(&hw->msi_wait);
4286 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4287 }
4288 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4289
4290 return IRQ_HANDLED;
4291}
4292
4293/* Test interrupt path by forcing a a software IRQ */
4294static int __devinit sky2_test_msi(struct sky2_hw *hw)
4295{
4296 struct pci_dev *pdev = hw->pdev;
4297 int err;
4298
bb507fe1
SH		 4299 init_waitqueue_head (&hw->msi_wait);
4300
fb2690a9
SH		 4301 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4302
b0a20ded 4303 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
fb2690a9 4304 if (err) {
b02a9258 4305 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
fb2690a9
SH		 4306 return err;
4307 }
4308
fb2690a9 4309 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
bb507fe1 4310 sky2_read8(hw, B0_CTST);
fb2690a9 4311
ea76e635 4312 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
fb2690a9 4313
ea76e635 4314 if (!(hw->flags & SKY2_HW_USE_MSI)) {
fb2690a9 4315 /* MSI test failed, go back to INTx mode */
b02a9258
SH		 4316 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4317 "switching to INTx mode.\n");
fb2690a9
SH		 4318
4319 err = -EOPNOTSUPP;
4320 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4321 }
4322
4323 sky2_write32(hw, B0_IMSK, 0);
2bffc23a 4324 sky2_read32(hw, B0_IMSK);
fb2690a9
SH		 4325
4326 free_irq(pdev->irq, hw);
4327
4328 return err;
4329}
4330
c7127a34
SH		 4331/* This driver supports yukon2 chipset only */
4332static const char *sky2_name(u8 chipid, char *buf, int sz)
4333{
4334 const char *name[] = {
4335 "XL", /* 0xb3 */
4336 "EC Ultra", /* 0xb4 */
4337 "Extreme", /* 0xb5 */
4338 "EC", /* 0xb6 */
4339 "FE", /* 0xb7 */
4340 "FE+", /* 0xb8 */
4341 "Supreme", /* 0xb9 */
0ce8b98d 4342 "UL 2", /* 0xba */
c7127a34
SH		 4343 };
4344
0ce8b98d 4345 if (chipid >= CHIP_ID_YUKON_XL && chipid < CHIP_ID_YUKON_UL_2)
c7127a34
SH		 4346 strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz);
4347 else
4348 snprintf(buf, sz, "(chip %#x)", chipid);
4349 return buf;
4350}
4351
cd28ab6a
SH		 4352static int __devinit sky2_probe(struct pci_dev *pdev,
4353 const struct pci_device_id *ent)
4354{
7f60c64b 4355 struct net_device *dev;
cd28ab6a 4356 struct sky2_hw *hw;
be63a21c 4357 int err, using_dac = 0, wol_default;
3834507d 4358 u32 reg;
c7127a34 4359 char buf1[16];
cd28ab6a 4360
793b883e
SH		 4361 err = pci_enable_device(pdev);
4362 if (err) {
b02a9258 4363 dev_err(&pdev->dev, "cannot enable PCI device\n");
cd28ab6a
SH		 4364 goto err_out;
4365 }
4366
6cc90a5a
SH		 4367 /* Get configuration information
4368 * Note: only regular PCI config access once to test for HW issues
4369 * other PCI access through shared memory for speed and to
4370 * avoid MMCONFIG problems.
4371 */
4372 err = pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
4373 if (err) {
4374 dev_err(&pdev->dev, "PCI read config failed\n");
4375 goto err_out;
4376 }
4377
4378 if (~reg == 0) {
4379 dev_err(&pdev->dev, "PCI configuration read error\n");
4380 goto err_out;
4381 }
4382
793b883e
SH		 4383 err = pci_request_regions(pdev, DRV_NAME);
4384 if (err) {
b02a9258 4385 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
44a1d2e5 4386 goto err_out_disable;
cd28ab6a
SH		 4387 }
4388
4389 pci_set_master(pdev);
4390
d1f3d4dd 4391 if (sizeof(dma_addr_t) > sizeof(u32) &&
6a35528a 4392 !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) {
d1f3d4dd 4393 using_dac = 1;
6a35528a 4394 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
d1f3d4dd 4395 if (err < 0) {
b02a9258
SH		 4396 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4397 "for consistent allocations\n");
d1f3d4dd
SH		 4398 goto err_out_free_regions;
4399 }
d1f3d4dd 4400 } else {
284901a9 4401 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cd28ab6a 4402 if (err) {
b02a9258 4403 dev_err(&pdev->dev, "no usable DMA configuration\n");
cd28ab6a
SH		 4404 goto err_out_free_regions;
4405 }
4406 }
d1f3d4dd 4407
3834507d
SH		 4408
4409#ifdef __BIG_ENDIAN
4410 /* The sk98lin vendor driver uses hardware byte swapping but
4411 * this driver uses software swapping.
4412 */
4413 reg &= ~PCI_REV_DESC;
4414 err = pci_write_config_dword(pdev,PCI_DEV_REG2, reg);
4415 if (err) {
4416 dev_err(&pdev->dev, "PCI write config failed\n");
4417 goto err_out_free_regions;
4418 }
4419#endif
4420
9d731d77 4421 wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0;
be63a21c 4422
cd28ab6a 4423 err = -ENOMEM;
6aad85d6 4424 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
cd28ab6a 4425 if (!hw) {
b02a9258 4426 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
cd28ab6a
SH		 4427 goto err_out_free_regions;
4428 }
4429
cd28ab6a 4430 hw->pdev = pdev;
cd28ab6a
SH		 4431
4432 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4433 if (!hw->regs) {
b02a9258 4434 dev_err(&pdev->dev, "cannot map device registers\n");
cd28ab6a
SH		 4435 goto err_out_free_hw;
4436 }
4437
08c06d8a 4438 /* ring for status responses */
167f53d0 4439 hw->st_le = pci_alloc_consistent(pdev, STATUS_LE_BYTES, &hw->st_dma);
08c06d8a
SH		 4440 if (!hw->st_le)
4441 goto err_out_iounmap;
4442
e3173832 4443 err = sky2_init(hw);
cd28ab6a 4444 if (err)
793b883e 4445 goto err_out_iounmap;
cd28ab6a 4446
c844d483
SH		 4447 dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n",
4448 sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev);
cd28ab6a 4449
e3173832
SH		 4450 sky2_reset(hw);
4451
be63a21c 4452 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
7f60c64b 4453 if (!dev) {
4454 err = -ENOMEM;
cd28ab6a 4455 goto err_out_free_pci;
7f60c64b 4456 }
cd28ab6a 4457
9fa1b1f3
SH		 4458 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4459 err = sky2_test_msi(hw);
4460 if (err == -EOPNOTSUPP)
4461 pci_disable_msi(pdev);
4462 else if (err)
4463 goto err_out_free_netdev;
4464 }
4465
793b883e
SH		 4466 err = register_netdev(dev);
4467 if (err) {
b02a9258 4468 dev_err(&pdev->dev, "cannot register net device\n");
cd28ab6a
SH		 4469 goto err_out_free_netdev;
4470 }
4471
6de16237
SH		 4472 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
4473
ea76e635
SH		 4474 err = request_irq(pdev->irq, sky2_intr,
4475 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
b0a20ded 4476 dev->name, hw);
9fa1b1f3 4477 if (err) {
b02a9258 4478 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
9fa1b1f3
SH		 4479 goto err_out_unregister;
4480 }
4481 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4482 napi_enable(&hw->napi);
9fa1b1f3 4483
cd28ab6a
SH		 4484 sky2_show_addr(dev);
4485
7f60c64b 4486 if (hw->ports > 1) {
4487 struct net_device *dev1;
4488
be63a21c 4489 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
b02a9258
SH		 4490 if (!dev1)
4491 dev_warn(&pdev->dev, "allocation for second device failed\n");
4492 else if ((err = register_netdev(dev1))) {
4493 dev_warn(&pdev->dev,
4494 "register of second port failed (%d)\n", err);
cd28ab6a
SH		 4495 hw->dev[1] = NULL;
4496 free_netdev(dev1);
b02a9258
SH		 4497 } else
4498 sky2_show_addr(dev1);
cd28ab6a
SH		 4499 }
4500
32c2c300 4501 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
81906791
SH		 4502 INIT_WORK(&hw->restart_work, sky2_restart);
4503
793b883e
SH		 4504 pci_set_drvdata(pdev, hw);
4505
cd28ab6a
SH		 4506 return 0;
4507
793b883e 4508err_out_unregister:
ea76e635 4509 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4510 pci_disable_msi(pdev);
793b883e 4511 unregister_netdev(dev);
cd28ab6a
SH		 4512err_out_free_netdev:
4513 free_netdev(dev);
cd28ab6a 4514err_out_free_pci:
793b883e 4515 sky2_write8(hw, B0_CTST, CS_RST_SET);
167f53d0 4516 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4517err_out_iounmap:
4518 iounmap(hw->regs);
4519err_out_free_hw:
4520 kfree(hw);
4521err_out_free_regions:
4522 pci_release_regions(pdev);
44a1d2e5 4523err_out_disable:
cd28ab6a 4524 pci_disable_device(pdev);
cd28ab6a 4525err_out:
549a68c3 4526 pci_set_drvdata(pdev, NULL);
cd28ab6a
SH		 4527 return err;
4528}
4529
4530static void __devexit sky2_remove(struct pci_dev *pdev)
4531{
793b883e 4532 struct sky2_hw *hw = pci_get_drvdata(pdev);
6de16237 4533 int i;
cd28ab6a 4534
793b883e 4535 if (!hw)
cd28ab6a
SH		 4536 return;
4537
32c2c300 4538 del_timer_sync(&hw->watchdog_timer);
6de16237 4539 cancel_work_sync(&hw->restart_work);
d27ed387 4540
b877fe28 4541 for (i = hw->ports-1; i >= 0; --i)
6de16237 4542 unregister_netdev(hw->dev[i]);
81906791 4543
d27ed387 4544 sky2_write32(hw, B0_IMSK, 0);
cd28ab6a 4545
ae306cca
SH		 4546 sky2_power_aux(hw);
4547
cd28ab6a 4548 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
793b883e 4549 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 4550 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 4551
4552 free_irq(pdev->irq, hw);
ea76e635 4553 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4554 pci_disable_msi(pdev);
793b883e 4555 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4556 pci_release_regions(pdev);
4557 pci_disable_device(pdev);
793b883e 4558
b877fe28 4559 for (i = hw->ports-1; i >= 0; --i)
6de16237
SH		 4560 free_netdev(hw->dev[i]);
4561
cd28ab6a
SH		 4562 iounmap(hw->regs);
4563 kfree(hw);
5afa0a9c 4564
cd28ab6a
SH		 4565 pci_set_drvdata(pdev, NULL);
4566}
4567
4568#ifdef CONFIG_PM
4569static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
4570{
793b883e 4571 struct sky2_hw *hw = pci_get_drvdata(pdev);
e3173832 4572 int i, wol = 0;
cd28ab6a 4573
549a68c3
SH		 4574 if (!hw)
4575 return 0;
4576
063a0b38
SH		 4577 del_timer_sync(&hw->watchdog_timer);
4578 cancel_work_sync(&hw->restart_work);
4579
f05267e7 4580 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4581 struct net_device *dev = hw->dev[i];
e3173832 4582 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 4583
063a0b38 4584 netif_device_detach(dev);
e3173832 4585 if (netif_running(dev))
5afa0a9c 4586 sky2_down(dev);
e3173832
SH		 4587
4588 if (sky2->wol)
4589 sky2_wol_init(sky2);
4590
4591 wol |= sky2->wol;
cd28ab6a
SH		 4592 }
4593
8ab8fca2 4594 sky2_write32(hw, B0_IMSK, 0);
6de16237 4595 napi_disable(&hw->napi);
ae306cca 4596 sky2_power_aux(hw);
e3173832 4597
d374c1c1 4598 pci_save_state(pdev);
e3173832 4599 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
f71eb1a2 4600 pci_set_power_state(pdev, pci_choose_state(pdev, state));
ae306cca 4601
2ccc99b7 4602 return 0;
cd28ab6a
SH		 4603}
4604
4605static int sky2_resume(struct pci_dev *pdev)
4606{
793b883e 4607 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 4608 int i, err;
cd28ab6a 4609
549a68c3
SH		 4610 if (!hw)
4611 return 0;
4612
f71eb1a2
SH		 4613 err = pci_set_power_state(pdev, PCI_D0);
4614 if (err)
4615 goto out;
ae306cca
SH		 4616
4617 err = pci_restore_state(pdev);
4618 if (err)
4619 goto out;
4620
cd28ab6a 4621 pci_enable_wake(pdev, PCI_D0, 0);
1ad5b4a5
SH		 4622
4623 /* Re-enable all clocks */
05745c4a
SH		 4624 if (hw->chip_id == CHIP_ID_YUKON_EX ||
4625 hw->chip_id == CHIP_ID_YUKON_EC_U ||
4626 hw->chip_id == CHIP_ID_YUKON_FE_P)
b32f40c4 4627 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
1ad5b4a5 4628
e3173832 4629 sky2_reset(hw);
8ab8fca2 4630 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4631 napi_enable(&hw->napi);
8ab8fca2 4632
f05267e7 4633 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4634 struct net_device *dev = hw->dev[i];
063a0b38
SH		 4635
4636 netif_device_attach(dev);
6a5706b9 4637 if (netif_running(dev)) {
08c06d8a
SH		 4638 err = sky2_up(dev);
4639 if (err) {
4640 printk(KERN_ERR PFX "%s: could not up: %d\n",
4641 dev->name, err);
68c28898 4642 rtnl_lock();
08c06d8a 4643 dev_close(dev);
68c28898 4644 rtnl_unlock();
eb35cf60 4645 goto out;
5afa0a9c 4646 }
cd28ab6a
SH		 4647 }
4648 }
eb35cf60 4649
ae306cca 4650 return 0;
08c06d8a 4651out:
b02a9258 4652 dev_err(&pdev->dev, "resume failed (%d)\n", err);
ae306cca 4653 pci_disable_device(pdev);
08c06d8a 4654 return err;
cd28ab6a
SH		 4655}
4656#endif
4657
e3173832
SH		 4658static void sky2_shutdown(struct pci_dev *pdev)
4659{
4660 struct sky2_hw *hw = pci_get_drvdata(pdev);
4661 int i, wol = 0;
4662
549a68c3
SH		 4663 if (!hw)
4664 return;
4665
5c0d6b34 4666 del_timer_sync(&hw->watchdog_timer);
e3173832
SH		 4667
4668 for (i = 0; i < hw->ports; i++) {
4669 struct net_device *dev = hw->dev[i];
4670 struct sky2_port *sky2 = netdev_priv(dev);
4671
4672 if (sky2->wol) {
4673 wol = 1;
4674 sky2_wol_init(sky2);
4675 }
4676 }
4677
4678 if (wol)
4679 sky2_power_aux(hw);
4680
4681 pci_enable_wake(pdev, PCI_D3hot, wol);
4682 pci_enable_wake(pdev, PCI_D3cold, wol);
4683
4684 pci_disable_device(pdev);
f71eb1a2 4685 pci_set_power_state(pdev, PCI_D3hot);
e3173832
SH		 4686}
4687
cd28ab6a 4688static struct pci_driver sky2_driver = {
793b883e
SH		 4689 .name = DRV_NAME,
4690 .id_table = sky2_id_table,
4691 .probe = sky2_probe,
4692 .remove = __devexit_p(sky2_remove),
cd28ab6a 4693#ifdef CONFIG_PM
793b883e
SH		 4694 .suspend = sky2_suspend,
4695 .resume = sky2_resume,
cd28ab6a 4696#endif
e3173832 4697 .shutdown = sky2_shutdown,
cd28ab6a
SH		 4698};
4699
4700static int __init sky2_init_module(void)
4701{
c844d483
SH		 4702 pr_info(PFX "driver version " DRV_VERSION "\n");
4703
3cf26753 4704 sky2_debug_init();
50241c4c 4705 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 4706}
4707
4708static void __exit sky2_cleanup_module(void)
4709{
4710 pci_unregister_driver(&sky2_driver);
3cf26753 4711 sky2_debug_cleanup();
cd28ab6a
SH		 4712}
4713
4714module_init(sky2_init_module);
4715module_exit(sky2_cleanup_module);
4716
4717MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
65ebe634 4718MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
cd28ab6a 4719MODULE_LICENSE("GPL");
5f4f9dc1 4720MODULE_VERSION(DRV_VERSION);