projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
skge: increase TX threshold for Jumbo
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / skge.c
CommitLineData
baef58b1
SH		 1/*
2 * New driver for Marvell Yukon chipset and SysKonnect Gigabit
3 * Ethernet adapters. Based on earlier sk98lin, e100 and
4 * FreeBSD if_sk drivers.
5 *
6 * This driver intentionally does not support all the features
7 * of the original driver such as link fail-over and link management because
8 * those should be done at higher levels.
9 *
747802ab 10 * Copyright (C) 2004, 2005 Stephen Hemminger <shemminger@osdl.org>
baef58b1
SH		 11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
798b6b19 14 * the Free Software Foundation; either version 2 of the License.
baef58b1
SH		 15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 */
25
14c85021 26#include <linux/in.h>
baef58b1
SH		 27#include <linux/kernel.h>
28#include <linux/module.h>
29#include <linux/moduleparam.h>
30#include <linux/netdevice.h>
31#include <linux/etherdevice.h>
32#include <linux/ethtool.h>
33#include <linux/pci.h>
34#include <linux/if_vlan.h>
35#include <linux/ip.h>
36#include <linux/delay.h>
37#include <linux/crc32.h>
4075400b 38#include <linux/dma-mapping.h>
678aa1f6
SH		 39#include <linux/debugfs.h>
40#include <linux/seq_file.h>
2cd8e5d3 41#include <linux/mii.h>
baef58b1
SH		 42#include <asm/irq.h>
43
44#include "skge.h"
45
46#define DRV_NAME "skge"
d0cab896 47#define DRV_VERSION "1.12"
baef58b1
SH		 48#define PFX DRV_NAME " "
49
50#define DEFAULT_TX_RING_SIZE 128
51#define DEFAULT_RX_RING_SIZE 512
52#define MAX_TX_RING_SIZE 1024
9db96479 53#define TX_LOW_WATER (MAX_SKB_FRAGS + 1)
baef58b1 54#define MAX_RX_RING_SIZE 4096
19a33d4e
SH		 55#define RX_COPY_THRESHOLD 128
56#define RX_BUF_SIZE 1536
baef58b1
SH		 57#define PHY_RETRIES 1000
58#define ETH_JUMBO_MTU 9000
59#define TX_WATCHDOG (5 * HZ)
60#define NAPI_WEIGHT 64
6abebb53 61#define BLINK_MS 250
501fb72d 62#define LINK_HZ HZ
baef58b1 63
afa151b9
SH		 64#define SKGE_EEPROM_MAGIC 0x9933aabb
65
66
baef58b1 67MODULE_DESCRIPTION("SysKonnect Gigabit Ethernet driver");
65ebe634 68MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
baef58b1
SH		 69MODULE_LICENSE("GPL");
70MODULE_VERSION(DRV_VERSION);
71
72static const u32 default_msg
73 = NETIF_MSG_DRV| NETIF_MSG_PROBE| NETIF_MSG_LINK
74 | NETIF_MSG_IFUP| NETIF_MSG_IFDOWN;
75
76static int debug = -1; /* defaults above */
77module_param(debug, int, 0);
78MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
79
80static const struct pci_device_id skge_id_table[] = {
275834d1
SH		 81 { PCI_DEVICE(PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C940) },
82 { PCI_DEVICE(PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C940B) },
83 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_GE) },
84 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_YU) },
f19841f5 85 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, PCI_DEVICE_ID_DLINK_DGE510T) },
2d2a3871 86 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b01) }, /* DGE-530T */
275834d1
SH		 87 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4320) },
88 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x5005) }, /* Belkin */
89 { PCI_DEVICE(PCI_VENDOR_ID_CNET, PCI_DEVICE_ID_CNET_GIGACARD) },
275834d1 90 { PCI_DEVICE(PCI_VENDOR_ID_LINKSYS, PCI_DEVICE_ID_LINKSYS_EG1064) },
f19841f5 91 { PCI_VENDOR_ID_LINKSYS, 0x1032, PCI_ANY_ID, 0x0015 },
baef58b1
SH		 92 { 0 }
93};
94MODULE_DEVICE_TABLE(pci, skge_id_table);
95
96static int skge_up(struct net_device *dev);
97static int skge_down(struct net_device *dev);
ee294dcd 98static void skge_phy_reset(struct skge_port *skge);
513f533e 99static void skge_tx_clean(struct net_device *dev);
2cd8e5d3
SH		 100static int xm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val);
101static int gm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val);
baef58b1
SH		 102static void genesis_get_stats(struct skge_port *skge, u64 *data);
103static void yukon_get_stats(struct skge_port *skge, u64 *data);
104static void yukon_init(struct skge_hw *hw, int port);
baef58b1 105static void genesis_mac_init(struct skge_hw *hw, int port);
45bada65 106static void genesis_link_up(struct skge_port *skge);
baef58b1 107
7e676d91 108/* Avoid conditionals by using array */
baef58b1
SH		 109static const int txqaddr[] = { Q_XA1, Q_XA2 };
110static const int rxqaddr[] = { Q_R1, Q_R2 };
111static const u32 rxirqmask[] = { IS_R1_F, IS_R2_F };
112static const u32 txirqmask[] = { IS_XA1_F, IS_XA2_F };
4ebabfcb
SH		 113static const u32 napimask[] = { IS_R1_F|IS_XA1_F, IS_R2_F|IS_XA2_F };
114static const u32 portmask[] = { IS_PORT_1, IS_PORT_2 };
baef58b1 115
baef58b1
SH		 116static int skge_get_regs_len(struct net_device *dev)
117{
c3f8be96 118 return 0x4000;
baef58b1
SH		 119}
120
121/*
c3f8be96
SH		 122 * Returns copy of whole control register region
123 * Note: skip RAM address register because accessing it will
124 * cause bus hangs!
baef58b1
SH		 125 */
126static void skge_get_regs(struct net_device *dev, struct ethtool_regs *regs,
127 void *p)
128{
129 const struct skge_port *skge = netdev_priv(dev);
baef58b1 130 const void __iomem *io = skge->hw->regs;
baef58b1
SH		 131
132 regs->version = 1;
c3f8be96
SH		 133 memset(p, 0, regs->len);
134 memcpy_fromio(p, io, B3_RAM_ADDR);
baef58b1 135
c3f8be96
SH		 136 memcpy_fromio(p + B3_RI_WTO_R1, io + B3_RI_WTO_R1,
137 regs->len - B3_RI_WTO_R1);
baef58b1
SH		 138}
139
8f3f8193 140/* Wake on Lan only supported on Yukon chips with rev 1 or above */
a504e64a 141static u32 wol_supported(const struct skge_hw *hw)
baef58b1 142{
d17ecb23 143 if (hw->chip_id == CHIP_ID_GENESIS)
a504e64a 144 return 0;
d17ecb23
SH		 145
146 if (hw->chip_id == CHIP_ID_YUKON && hw->chip_rev == 0)
147 return 0;
148
149 return WAKE_MAGIC | WAKE_PHY;
a504e64a
SH		 150}
151
152static u32 pci_wake_enabled(struct pci_dev *dev)
153{
154 int pm = pci_find_capability(dev, PCI_CAP_ID_PM);
155 u16 value;
156
157 /* If device doesn't support PM Capabilities, but request is to disable
158 * wake events, it's a nop; otherwise fail */
159 if (!pm)
160 return 0;
161
162 pci_read_config_word(dev, pm + PCI_PM_PMC, &value);
163
164 value &= PCI_PM_CAP_PME_MASK;
165 value >>= ffs(PCI_PM_CAP_PME_MASK) - 1; /* First bit of mask */
166
167 return value != 0;
168}
169
170static void skge_wol_init(struct skge_port *skge)
171{
172 struct skge_hw *hw = skge->hw;
173 int port = skge->port;
692412b3 174 u16 ctrl;
a504e64a 175
a504e64a
SH		 176 skge_write16(hw, B0_CTST, CS_RST_CLR);
177 skge_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
178
692412b3
SH		 179 /* Turn on Vaux */
180 skge_write8(hw, B0_POWER_CTRL,
181 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_ON | PC_VCC_OFF);
a504e64a 182
692412b3
SH		 183 /* WA code for COMA mode -- clear PHY reset */
184 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
185 hw->chip_rev >= CHIP_REV_YU_LITE_A3) {
186 u32 reg = skge_read32(hw, B2_GP_IO);
187 reg |= GP_DIR_9;
188 reg &= ~GP_IO_9;
189 skge_write32(hw, B2_GP_IO, reg);
190 }
a504e64a 191
692412b3
SH		 192 skge_write32(hw, SK_REG(port, GPHY_CTRL),
193 GPC_DIS_SLEEP |
194 GPC_HWCFG_M_3 | GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0 |
195 GPC_ANEG_1 | GPC_RST_SET);
a504e64a 196
692412b3
SH		 197 skge_write32(hw, SK_REG(port, GPHY_CTRL),
198 GPC_DIS_SLEEP |
199 GPC_HWCFG_M_3 | GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0 |
200 GPC_ANEG_1 | GPC_RST_CLR);
201
202 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
203
204 /* Force to 10/100 skge_reset will re-enable on resume */
205 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV,
206 PHY_AN_100FULL | PHY_AN_100HALF |
207 PHY_AN_10FULL | PHY_AN_10HALF| PHY_AN_CSMA);
208 /* no 1000 HD/FD */
209 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, 0);
210 gm_phy_write(hw, port, PHY_MARV_CTRL,
211 PHY_CT_RESET | PHY_CT_SPS_LSB | PHY_CT_ANE |
212 PHY_CT_RE_CFG | PHY_CT_DUP_MD);
a504e64a 213
a504e64a
SH		 214
215 /* Set GMAC to no flow control and auto update for speed/duplex */
216 gma_write16(hw, port, GM_GP_CTRL,
217 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
218 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
219
220 /* Set WOL address */
221 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
222 skge->netdev->dev_addr, ETH_ALEN);
223
224 /* Turn on appropriate WOL control bits */
225 skge_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
226 ctrl = 0;
227 if (skge->wol & WAKE_PHY)
228 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
229 else
230 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
231
232 if (skge->wol & WAKE_MAGIC)
233 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
234 else
235 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;;
236
237 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
238 skge_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
239
240 /* block receiver */
241 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
baef58b1
SH		 242}
243
244static void skge_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
245{
246 struct skge_port *skge = netdev_priv(dev);
247
a504e64a
SH		 248 wol->supported = wol_supported(skge->hw);
249 wol->wolopts = skge->wol;
baef58b1
SH		 250}
251
252static int skge_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
253{
254 struct skge_port *skge = netdev_priv(dev);
255 struct skge_hw *hw = skge->hw;
256
692412b3 257 if (wol->wolopts & ~wol_supported(hw))
baef58b1
SH		 258 return -EOPNOTSUPP;
259
a504e64a 260 skge->wol = wol->wolopts;
baef58b1
SH		 261 return 0;
262}
263
8f3f8193
SH		 264/* Determine supported/advertised modes based on hardware.
265 * Note: ethtool ADVERTISED_xxx == SUPPORTED_xxx
31b619c5
SH		 266 */
267static u32 skge_supported_modes(const struct skge_hw *hw)
268{
269 u32 supported;
270
5e1705dd 271 if (hw->copper) {
31b619c5
SH		 272 supported = SUPPORTED_10baseT_Half
273 | SUPPORTED_10baseT_Full
274 | SUPPORTED_100baseT_Half
275 | SUPPORTED_100baseT_Full
276 | SUPPORTED_1000baseT_Half
277 | SUPPORTED_1000baseT_Full
278 | SUPPORTED_Autoneg| SUPPORTED_TP;
279
280 if (hw->chip_id == CHIP_ID_GENESIS)
281 supported &= ~(SUPPORTED_10baseT_Half
282 | SUPPORTED_10baseT_Full
283 | SUPPORTED_100baseT_Half
284 | SUPPORTED_100baseT_Full);
285
286 else if (hw->chip_id == CHIP_ID_YUKON)
287 supported &= ~SUPPORTED_1000baseT_Half;
288 } else
4b67be99
SH		 289 supported = SUPPORTED_1000baseT_Full | SUPPORTED_1000baseT_Half
290 | SUPPORTED_FIBRE | SUPPORTED_Autoneg;
31b619c5
SH		 291
292 return supported;
293}
baef58b1
SH		 294
295static int skge_get_settings(struct net_device *dev,
296 struct ethtool_cmd *ecmd)
297{
298 struct skge_port *skge = netdev_priv(dev);
299 struct skge_hw *hw = skge->hw;
300
301 ecmd->transceiver = XCVR_INTERNAL;
31b619c5 302 ecmd->supported = skge_supported_modes(hw);
baef58b1 303
5e1705dd 304 if (hw->copper) {
baef58b1
SH		 305 ecmd->port = PORT_TP;
306 ecmd->phy_address = hw->phy_addr;
31b619c5 307 } else
baef58b1 308 ecmd->port = PORT_FIBRE;
baef58b1
SH		 309
310 ecmd->advertising = skge->advertising;
311 ecmd->autoneg = skge->autoneg;
312 ecmd->speed = skge->speed;
313 ecmd->duplex = skge->duplex;
314 return 0;
315}
316
baef58b1
SH		 317static int skge_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
318{
319 struct skge_port *skge = netdev_priv(dev);
320 const struct skge_hw *hw = skge->hw;
31b619c5 321 u32 supported = skge_supported_modes(hw);
baef58b1
SH		 322
323 if (ecmd->autoneg == AUTONEG_ENABLE) {
31b619c5
SH		 324 ecmd->advertising = supported;
325 skge->duplex = -1;
326 skge->speed = -1;
baef58b1 327 } else {
31b619c5
SH		 328 u32 setting;
329
2c668514 330 switch (ecmd->speed) {
baef58b1 331 case SPEED_1000:
31b619c5
SH		 332 if (ecmd->duplex == DUPLEX_FULL)
333 setting = SUPPORTED_1000baseT_Full;
334 else if (ecmd->duplex == DUPLEX_HALF)
335 setting = SUPPORTED_1000baseT_Half;
336 else
337 return -EINVAL;
baef58b1
SH		 338 break;
339 case SPEED_100:
31b619c5
SH		 340 if (ecmd->duplex == DUPLEX_FULL)
341 setting = SUPPORTED_100baseT_Full;
342 else if (ecmd->duplex == DUPLEX_HALF)
343 setting = SUPPORTED_100baseT_Half;
344 else
345 return -EINVAL;
346 break;
347
baef58b1 348 case SPEED_10:
31b619c5
SH		 349 if (ecmd->duplex == DUPLEX_FULL)
350 setting = SUPPORTED_10baseT_Full;
351 else if (ecmd->duplex == DUPLEX_HALF)
352 setting = SUPPORTED_10baseT_Half;
353 else
baef58b1
SH		 354 return -EINVAL;
355 break;
356 default:
357 return -EINVAL;
358 }
31b619c5
SH		 359
360 if ((setting & supported) == 0)
361 return -EINVAL;
362
363 skge->speed = ecmd->speed;
364 skge->duplex = ecmd->duplex;
baef58b1
SH		 365 }
366
367 skge->autoneg = ecmd->autoneg;
baef58b1
SH		 368 skge->advertising = ecmd->advertising;
369
ee294dcd
SH		 370 if (netif_running(dev))
371 skge_phy_reset(skge);
372
baef58b1
SH		 373 return (0);
374}
375
376static void skge_get_drvinfo(struct net_device *dev,
377 struct ethtool_drvinfo *info)
378{
379 struct skge_port *skge = netdev_priv(dev);
380
381 strcpy(info->driver, DRV_NAME);
382 strcpy(info->version, DRV_VERSION);
383 strcpy(info->fw_version, "N/A");
384 strcpy(info->bus_info, pci_name(skge->hw->pdev));
385}
386
387static const struct skge_stat {
388 char name[ETH_GSTRING_LEN];
389 u16 xmac_offset;
390 u16 gma_offset;
391} skge_stats[] = {
392 { "tx_bytes", XM_TXO_OK_HI, GM_TXO_OK_HI },
393 { "rx_bytes", XM_RXO_OK_HI, GM_RXO_OK_HI },
394
395 { "tx_broadcast", XM_TXF_BC_OK, GM_TXF_BC_OK },
396 { "rx_broadcast", XM_RXF_BC_OK, GM_RXF_BC_OK },
397 { "tx_multicast", XM_TXF_MC_OK, GM_TXF_MC_OK },
398 { "rx_multicast", XM_RXF_MC_OK, GM_RXF_MC_OK },
399 { "tx_unicast", XM_TXF_UC_OK, GM_TXF_UC_OK },
400 { "rx_unicast", XM_RXF_UC_OK, GM_RXF_UC_OK },
401 { "tx_mac_pause", XM_TXF_MPAUSE, GM_TXF_MPAUSE },
402 { "rx_mac_pause", XM_RXF_MPAUSE, GM_RXF_MPAUSE },
403
404 { "collisions", XM_TXF_SNG_COL, GM_TXF_SNG_COL },
405 { "multi_collisions", XM_TXF_MUL_COL, GM_TXF_MUL_COL },
406 { "aborted", XM_TXF_ABO_COL, GM_TXF_ABO_COL },
407 { "late_collision", XM_TXF_LAT_COL, GM_TXF_LAT_COL },
408 { "fifo_underrun", XM_TXE_FIFO_UR, GM_TXE_FIFO_UR },
409 { "fifo_overflow", XM_RXE_FIFO_OV, GM_RXE_FIFO_OV },
410
411 { "rx_toolong", XM_RXF_LNG_ERR, GM_RXF_LNG_ERR },
412 { "rx_jabber", XM_RXF_JAB_PKT, GM_RXF_JAB_PKT },
413 { "rx_runt", XM_RXE_RUNT, GM_RXE_FRAG },
414 { "rx_too_long", XM_RXF_LNG_ERR, GM_RXF_LNG_ERR },
415 { "rx_fcs_error", XM_RXF_FCS_ERR, GM_RXF_FCS_ERR },
416};
417
b9f2c044 418static int skge_get_sset_count(struct net_device *dev, int sset)
baef58b1 419{
b9f2c044
JG		 420 switch (sset) {
421 case ETH_SS_STATS:
422 return ARRAY_SIZE(skge_stats);
423 default:
424 return -EOPNOTSUPP;
425 }
baef58b1
SH		 426}
427
428static void skge_get_ethtool_stats(struct net_device *dev,
429 struct ethtool_stats *stats, u64 *data)
430{
431 struct skge_port *skge = netdev_priv(dev);
432
433 if (skge->hw->chip_id == CHIP_ID_GENESIS)
434 genesis_get_stats(skge, data);
435 else
436 yukon_get_stats(skge, data);
437}
438
439/* Use hardware MIB variables for critical path statistics and
440 * transmit feedback not reported at interrupt.
441 * Other errors are accounted for in interrupt handler.
442 */
443static struct net_device_stats *skge_get_stats(struct net_device *dev)
444{
445 struct skge_port *skge = netdev_priv(dev);
446 u64 data[ARRAY_SIZE(skge_stats)];
447
448 if (skge->hw->chip_id == CHIP_ID_GENESIS)
449 genesis_get_stats(skge, data);
450 else
451 yukon_get_stats(skge, data);
452
da00772f
SH		 453 dev->stats.tx_bytes = data[0];
454 dev->stats.rx_bytes = data[1];
455 dev->stats.tx_packets = data[2] + data[4] + data[6];
456 dev->stats.rx_packets = data[3] + data[5] + data[7];
457 dev->stats.multicast = data[3] + data[5];
458 dev->stats.collisions = data[10];
459 dev->stats.tx_aborted_errors = data[12];
baef58b1 460
da00772f 461 return &dev->stats;
baef58b1
SH		 462}
463
464static void skge_get_strings(struct net_device *dev, u32 stringset, u8 *data)
465{
466 int i;
467
95566065 468 switch (stringset) {
baef58b1
SH		 469 case ETH_SS_STATS:
470 for (i = 0; i < ARRAY_SIZE(skge_stats); i++)
471 memcpy(data + i * ETH_GSTRING_LEN,
472 skge_stats[i].name, ETH_GSTRING_LEN);
473 break;
474 }
475}
476
477static void skge_get_ring_param(struct net_device *dev,
478 struct ethtool_ringparam *p)
479{
480 struct skge_port *skge = netdev_priv(dev);
481
482 p->rx_max_pending = MAX_RX_RING_SIZE;
483 p->tx_max_pending = MAX_TX_RING_SIZE;
484 p->rx_mini_max_pending = 0;
485 p->rx_jumbo_max_pending = 0;
486
487 p->rx_pending = skge->rx_ring.count;
488 p->tx_pending = skge->tx_ring.count;
489 p->rx_mini_pending = 0;
490 p->rx_jumbo_pending = 0;
491}
492
493static int skge_set_ring_param(struct net_device *dev,
494 struct ethtool_ringparam *p)
495{
496 struct skge_port *skge = netdev_priv(dev);
3b8bb472 497 int err;
baef58b1
SH		 498
499 if (p->rx_pending == 0 || p->rx_pending > MAX_RX_RING_SIZE ||
9db96479 500 p->tx_pending < TX_LOW_WATER || p->tx_pending > MAX_TX_RING_SIZE)
baef58b1
SH		 501 return -EINVAL;
502
503 skge->rx_ring.count = p->rx_pending;
504 skge->tx_ring.count = p->tx_pending;
505
506 if (netif_running(dev)) {
507 skge_down(dev);
3b8bb472
SH		 508 err = skge_up(dev);
509 if (err)
510 dev_close(dev);
baef58b1
SH		 511 }
512
513 return 0;
514}
515
516static u32 skge_get_msglevel(struct net_device *netdev)
517{
518 struct skge_port *skge = netdev_priv(netdev);
519 return skge->msg_enable;
520}
521
522static void skge_set_msglevel(struct net_device *netdev, u32 value)
523{
524 struct skge_port *skge = netdev_priv(netdev);
525 skge->msg_enable = value;
526}
527
528static int skge_nway_reset(struct net_device *dev)
529{
530 struct skge_port *skge = netdev_priv(dev);
baef58b1
SH		 531
532 if (skge->autoneg != AUTONEG_ENABLE || !netif_running(dev))
533 return -EINVAL;
534
ee294dcd 535 skge_phy_reset(skge);
baef58b1
SH		 536 return 0;
537}
538
539static int skge_set_sg(struct net_device *dev, u32 data)
540{
541 struct skge_port *skge = netdev_priv(dev);
542 struct skge_hw *hw = skge->hw;
543
544 if (hw->chip_id == CHIP_ID_GENESIS && data)
545 return -EOPNOTSUPP;
546 return ethtool_op_set_sg(dev, data);
547}
548
549static int skge_set_tx_csum(struct net_device *dev, u32 data)
550{
551 struct skge_port *skge = netdev_priv(dev);
552 struct skge_hw *hw = skge->hw;
553
554 if (hw->chip_id == CHIP_ID_GENESIS && data)
555 return -EOPNOTSUPP;
556
557 return ethtool_op_set_tx_csum(dev, data);
558}
559
560static u32 skge_get_rx_csum(struct net_device *dev)
561{
562 struct skge_port *skge = netdev_priv(dev);
563
564 return skge->rx_csum;
565}
566
567/* Only Yukon supports checksum offload. */
568static int skge_set_rx_csum(struct net_device *dev, u32 data)
569{
570 struct skge_port *skge = netdev_priv(dev);
571
572 if (skge->hw->chip_id == CHIP_ID_GENESIS && data)
573 return -EOPNOTSUPP;
574
575 skge->rx_csum = data;
576 return 0;
577}
578
baef58b1
SH		 579static void skge_get_pauseparam(struct net_device *dev,
580 struct ethtool_pauseparam *ecmd)
581{
582 struct skge_port *skge = netdev_priv(dev);
583
5d5c8e03
SH		 584 ecmd->rx_pause = (skge->flow_control == FLOW_MODE_SYMMETRIC)
585 || (skge->flow_control == FLOW_MODE_SYM_OR_REM);
586 ecmd->tx_pause = ecmd->rx_pause || (skge->flow_control == FLOW_MODE_LOC_SEND);
baef58b1 587
5d5c8e03 588 ecmd->autoneg = ecmd->rx_pause || ecmd->tx_pause;
baef58b1
SH		 589}
590
591static int skge_set_pauseparam(struct net_device *dev,
592 struct ethtool_pauseparam *ecmd)
593{
594 struct skge_port *skge = netdev_priv(dev);
5d5c8e03 595 struct ethtool_pauseparam old;
baef58b1 596
5d5c8e03
SH		 597 skge_get_pauseparam(dev, &old);
598
599 if (ecmd->autoneg != old.autoneg)
600 skge->flow_control = ecmd->autoneg ? FLOW_MODE_NONE : FLOW_MODE_SYMMETRIC;
601 else {
602 if (ecmd->rx_pause && ecmd->tx_pause)
603 skge->flow_control = FLOW_MODE_SYMMETRIC;
604 else if (ecmd->rx_pause && !ecmd->tx_pause)
605 skge->flow_control = FLOW_MODE_SYM_OR_REM;
606 else if (!ecmd->rx_pause && ecmd->tx_pause)
607 skge->flow_control = FLOW_MODE_LOC_SEND;
608 else
609 skge->flow_control = FLOW_MODE_NONE;
610 }
baef58b1 611
e8df8554
SH		 612 if (netif_running(dev))
613 skge_phy_reset(skge);
5d5c8e03 614
baef58b1
SH		 615 return 0;
616}
617
618/* Chip internal frequency for clock calculations */
619static inline u32 hwkhz(const struct skge_hw *hw)
620{
187ff3b8 621 return (hw->chip_id == CHIP_ID_GENESIS) ? 53125 : 78125;
baef58b1
SH		 622}
623
8f3f8193 624/* Chip HZ to microseconds */
baef58b1
SH		 625static inline u32 skge_clk2usec(const struct skge_hw *hw, u32 ticks)
626{
627 return (ticks * 1000) / hwkhz(hw);
628}
629
8f3f8193 630/* Microseconds to chip HZ */
baef58b1
SH		 631static inline u32 skge_usecs2clk(const struct skge_hw *hw, u32 usec)
632{
633 return hwkhz(hw) * usec / 1000;
634}
635
636static int skge_get_coalesce(struct net_device *dev,
637 struct ethtool_coalesce *ecmd)
638{
639 struct skge_port *skge = netdev_priv(dev);
640 struct skge_hw *hw = skge->hw;
641 int port = skge->port;
642
643 ecmd->rx_coalesce_usecs = 0;
644 ecmd->tx_coalesce_usecs = 0;
645
646 if (skge_read32(hw, B2_IRQM_CTRL) & TIM_START) {
647 u32 delay = skge_clk2usec(hw, skge_read32(hw, B2_IRQM_INI));
648 u32 msk = skge_read32(hw, B2_IRQM_MSK);
649
650 if (msk & rxirqmask[port])
651 ecmd->rx_coalesce_usecs = delay;
652 if (msk & txirqmask[port])
653 ecmd->tx_coalesce_usecs = delay;
654 }
655
656 return 0;
657}
658
659/* Note: interrupt timer is per board, but can turn on/off per port */
660static int skge_set_coalesce(struct net_device *dev,
661 struct ethtool_coalesce *ecmd)
662{
663 struct skge_port *skge = netdev_priv(dev);
664 struct skge_hw *hw = skge->hw;
665 int port = skge->port;
666 u32 msk = skge_read32(hw, B2_IRQM_MSK);
667 u32 delay = 25;
668
669 if (ecmd->rx_coalesce_usecs == 0)
670 msk &= ~rxirqmask[port];
671 else if (ecmd->rx_coalesce_usecs < 25 ||
672 ecmd->rx_coalesce_usecs > 33333)
673 return -EINVAL;
674 else {
675 msk |= rxirqmask[port];
676 delay = ecmd->rx_coalesce_usecs;
677 }
678
679 if (ecmd->tx_coalesce_usecs == 0)
680 msk &= ~txirqmask[port];
681 else if (ecmd->tx_coalesce_usecs < 25 ||
682 ecmd->tx_coalesce_usecs > 33333)
683 return -EINVAL;
684 else {
685 msk |= txirqmask[port];
686 delay = min(delay, ecmd->rx_coalesce_usecs);
687 }
688
689 skge_write32(hw, B2_IRQM_MSK, msk);
690 if (msk == 0)
691 skge_write32(hw, B2_IRQM_CTRL, TIM_STOP);
692 else {
693 skge_write32(hw, B2_IRQM_INI, skge_usecs2clk(hw, delay));
694 skge_write32(hw, B2_IRQM_CTRL, TIM_START);
695 }
696 return 0;
697}
698
6abebb53
SH		 699enum led_mode { LED_MODE_OFF, LED_MODE_ON, LED_MODE_TST };
700static void skge_led(struct skge_port *skge, enum led_mode mode)
baef58b1 701{
6abebb53
SH		 702 struct skge_hw *hw = skge->hw;
703 int port = skge->port;
704
9cbe330f 705 spin_lock_bh(&hw->phy_lock);
baef58b1 706 if (hw->chip_id == CHIP_ID_GENESIS) {
6abebb53
SH		 707 switch (mode) {
708 case LED_MODE_OFF:
64f6b64d
SH		 709 if (hw->phy_type == SK_PHY_BCOM)
710 xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, PHY_B_PEC_LED_OFF);
711 else {
712 skge_write32(hw, SK_REG(port, TX_LED_VAL), 0);
713 skge_write8(hw, SK_REG(port, TX_LED_CTRL), LED_T_OFF);
714 }
6abebb53
SH		 715 skge_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
716 skge_write32(hw, SK_REG(port, RX_LED_VAL), 0);
717 skge_write8(hw, SK_REG(port, RX_LED_CTRL), LED_T_OFF);
718 break;
baef58b1 719
6abebb53
SH		 720 case LED_MODE_ON:
721 skge_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_ON);
722 skge_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_LINKSYNC_ON);
baef58b1 723
6abebb53
SH		 724 skge_write8(hw, SK_REG(port, RX_LED_CTRL), LED_START);
725 skge_write8(hw, SK_REG(port, TX_LED_CTRL), LED_START);
baef58b1 726
6abebb53 727 break;
baef58b1 728
6abebb53
SH		 729 case LED_MODE_TST:
730 skge_write8(hw, SK_REG(port, RX_LED_TST), LED_T_ON);
731 skge_write32(hw, SK_REG(port, RX_LED_VAL), 100);
732 skge_write8(hw, SK_REG(port, RX_LED_CTRL), LED_START);
baef58b1 733
64f6b64d
SH		 734 if (hw->phy_type == SK_PHY_BCOM)
735 xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, PHY_B_PEC_LED_ON);
736 else {
737 skge_write8(hw, SK_REG(port, TX_LED_TST), LED_T_ON);
738 skge_write32(hw, SK_REG(port, TX_LED_VAL), 100);
739 skge_write8(hw, SK_REG(port, TX_LED_CTRL), LED_START);
740 }
741
6abebb53 742 }
baef58b1 743 } else {
6abebb53
SH		 744 switch (mode) {
745 case LED_MODE_OFF:
746 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
747 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
748 PHY_M_LED_MO_DUP(MO_LED_OFF) |
749 PHY_M_LED_MO_10(MO_LED_OFF) |
750 PHY_M_LED_MO_100(MO_LED_OFF) |
751 PHY_M_LED_MO_1000(MO_LED_OFF) |
752 PHY_M_LED_MO_RX(MO_LED_OFF));
753 break;
754 case LED_MODE_ON:
755 gm_phy_write(hw, port, PHY_MARV_LED_CTRL,
756 PHY_M_LED_PULS_DUR(PULS_170MS) |
757 PHY_M_LED_BLINK_RT(BLINK_84MS) |
758 PHY_M_LEDC_TX_CTRL |
759 PHY_M_LEDC_DP_CTRL);
46a60f2d 760
6abebb53
SH		 761 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
762 PHY_M_LED_MO_RX(MO_LED_OFF) |
763 (skge->speed == SPEED_100 ?
764 PHY_M_LED_MO_100(MO_LED_ON) : 0));
765 break;
766 case LED_MODE_TST:
767 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
768 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
769 PHY_M_LED_MO_DUP(MO_LED_ON) |
770 PHY_M_LED_MO_10(MO_LED_ON) |
771 PHY_M_LED_MO_100(MO_LED_ON) |
772 PHY_M_LED_MO_1000(MO_LED_ON) |
773 PHY_M_LED_MO_RX(MO_LED_ON));
774 }
baef58b1 775 }
9cbe330f 776 spin_unlock_bh(&hw->phy_lock);
baef58b1
SH		 777}
778
779/* blink LED's for finding board */
780static int skge_phys_id(struct net_device *dev, u32 data)
781{
782 struct skge_port *skge = netdev_priv(dev);
6abebb53
SH		 783 unsigned long ms;
784 enum led_mode mode = LED_MODE_TST;
baef58b1 785
95566065 786 if (!data || data > (u32)(MAX_SCHEDULE_TIMEOUT / HZ))
6abebb53
SH		 787 ms = jiffies_to_msecs(MAX_SCHEDULE_TIMEOUT / HZ) * 1000;
788 else
789 ms = data * 1000;
baef58b1 790
6abebb53
SH		 791 while (ms > 0) {
792 skge_led(skge, mode);
793 mode ^= LED_MODE_TST;
baef58b1 794
6abebb53
SH		 795 if (msleep_interruptible(BLINK_MS))
796 break;
797 ms -= BLINK_MS;
798 }
baef58b1 799
6abebb53
SH		 800 /* back to regular LED state */
801 skge_led(skge, netif_running(dev) ? LED_MODE_ON : LED_MODE_OFF);
baef58b1
SH		 802
803 return 0;
804}
805
afa151b9
SH		 806static int skge_get_eeprom_len(struct net_device *dev)
807{
808 struct skge_port *skge = netdev_priv(dev);
809 u32 reg2;
810
811 pci_read_config_dword(skge->hw->pdev, PCI_DEV_REG2, &reg2);
812 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
813}
814
815static u32 skge_vpd_read(struct pci_dev *pdev, int cap, u16 offset)
816{
817 u32 val;
818
819 pci_write_config_word(pdev, cap + PCI_VPD_ADDR, offset);
820
821 do {
822 pci_read_config_word(pdev, cap + PCI_VPD_ADDR, &offset);
823 } while (!(offset & PCI_VPD_ADDR_F));
824
825 pci_read_config_dword(pdev, cap + PCI_VPD_DATA, &val);
826 return val;
827}
828
829static void skge_vpd_write(struct pci_dev *pdev, int cap, u16 offset, u32 val)
830{
831 pci_write_config_dword(pdev, cap + PCI_VPD_DATA, val);
832 pci_write_config_word(pdev, cap + PCI_VPD_ADDR,
833 offset | PCI_VPD_ADDR_F);
834
835 do {
836 pci_read_config_word(pdev, cap + PCI_VPD_ADDR, &offset);
837 } while (offset & PCI_VPD_ADDR_F);
838}
839
840static int skge_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
841 u8 *data)
842{
843 struct skge_port *skge = netdev_priv(dev);
844 struct pci_dev *pdev = skge->hw->pdev;
845 int cap = pci_find_capability(pdev, PCI_CAP_ID_VPD);
846 int length = eeprom->len;
847 u16 offset = eeprom->offset;
848
849 if (!cap)
850 return -EINVAL;
851
852 eeprom->magic = SKGE_EEPROM_MAGIC;
853
854 while (length > 0) {
855 u32 val = skge_vpd_read(pdev, cap, offset);
856 int n = min_t(int, length, sizeof(val));
857
858 memcpy(data, &val, n);
859 length -= n;
860 data += n;
861 offset += n;
862 }
863 return 0;
864}
865
866static int skge_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
867 u8 *data)
868{
869 struct skge_port *skge = netdev_priv(dev);
870 struct pci_dev *pdev = skge->hw->pdev;
871 int cap = pci_find_capability(pdev, PCI_CAP_ID_VPD);
872 int length = eeprom->len;
873 u16 offset = eeprom->offset;
874
875 if (!cap)
876 return -EINVAL;
877
878 if (eeprom->magic != SKGE_EEPROM_MAGIC)
879 return -EINVAL;
880
881 while (length > 0) {
882 u32 val;
883 int n = min_t(int, length, sizeof(val));
884
885 if (n < sizeof(val))
886 val = skge_vpd_read(pdev, cap, offset);
887 memcpy(&val, data, n);
888
889 skge_vpd_write(pdev, cap, offset, val);
890
891 length -= n;
892 data += n;
893 offset += n;
894 }
895 return 0;
896}
897
7282d491 898static const struct ethtool_ops skge_ethtool_ops = {
baef58b1
SH		 899 .get_settings = skge_get_settings,
900 .set_settings = skge_set_settings,
901 .get_drvinfo = skge_get_drvinfo,
902 .get_regs_len = skge_get_regs_len,
903 .get_regs = skge_get_regs,
904 .get_wol = skge_get_wol,
905 .set_wol = skge_set_wol,
906 .get_msglevel = skge_get_msglevel,
907 .set_msglevel = skge_set_msglevel,
908 .nway_reset = skge_nway_reset,
909 .get_link = ethtool_op_get_link,
afa151b9
SH		 910 .get_eeprom_len = skge_get_eeprom_len,
911 .get_eeprom = skge_get_eeprom,
912 .set_eeprom = skge_set_eeprom,
baef58b1
SH		 913 .get_ringparam = skge_get_ring_param,
914 .set_ringparam = skge_set_ring_param,
915 .get_pauseparam = skge_get_pauseparam,
916 .set_pauseparam = skge_set_pauseparam,
917 .get_coalesce = skge_get_coalesce,
918 .set_coalesce = skge_set_coalesce,
baef58b1 919 .set_sg = skge_set_sg,
baef58b1
SH		 920 .set_tx_csum = skge_set_tx_csum,
921 .get_rx_csum = skge_get_rx_csum,
922 .set_rx_csum = skge_set_rx_csum,
923 .get_strings = skge_get_strings,
924 .phys_id = skge_phys_id,
b9f2c044 925 .get_sset_count = skge_get_sset_count,
baef58b1
SH		 926 .get_ethtool_stats = skge_get_ethtool_stats,
927};
928
929/*
930 * Allocate ring elements and chain them together
931 * One-to-one association of board descriptors with ring elements
932 */
c3da1447 933static int skge_ring_alloc(struct skge_ring *ring, void *vaddr, u32 base)
baef58b1
SH		 934{
935 struct skge_tx_desc *d;
936 struct skge_element *e;
937 int i;
938
cd861280 939 ring->start = kcalloc(ring->count, sizeof(*e), GFP_KERNEL);
baef58b1
SH		 940 if (!ring->start)
941 return -ENOMEM;
942
943 for (i = 0, e = ring->start, d = vaddr; i < ring->count; i++, e++, d++) {
944 e->desc = d;
945 if (i == ring->count - 1) {
946 e->next = ring->start;
947 d->next_offset = base;
948 } else {
949 e->next = e + 1;
950 d->next_offset = base + (i+1) * sizeof(*d);
951 }
952 }
953 ring->to_use = ring->to_clean = ring->start;
954
955 return 0;
956}
957
19a33d4e
SH		 958/* Allocate and setup a new buffer for receiving */
959static void skge_rx_setup(struct skge_port *skge, struct skge_element *e,
960 struct sk_buff *skb, unsigned int bufsize)
961{
962 struct skge_rx_desc *rd = e->desc;
963 u64 map;
baef58b1
SH		 964
965 map = pci_map_single(skge->hw->pdev, skb->data, bufsize,
966 PCI_DMA_FROMDEVICE);
967
968 rd->dma_lo = map;
969 rd->dma_hi = map >> 32;
970 e->skb = skb;
971 rd->csum1_start = ETH_HLEN;
972 rd->csum2_start = ETH_HLEN;
973 rd->csum1 = 0;
974 rd->csum2 = 0;
975
976 wmb();
977
978 rd->control = BMU_OWN | BMU_STF | BMU_IRQ_EOF | BMU_TCP_CHECK | bufsize;
979 pci_unmap_addr_set(e, mapaddr, map);
980 pci_unmap_len_set(e, maplen, bufsize);
baef58b1
SH		 981}
982
19a33d4e
SH		 983/* Resume receiving using existing skb,
984 * Note: DMA address is not changed by chip.
985 * MTU not changed while receiver active.
986 */
5a011447 987static inline void skge_rx_reuse(struct skge_element *e, unsigned int size)
19a33d4e
SH		 988{
989 struct skge_rx_desc *rd = e->desc;
990
991 rd->csum2 = 0;
992 rd->csum2_start = ETH_HLEN;
993
994 wmb();
995
996 rd->control = BMU_OWN | BMU_STF | BMU_IRQ_EOF | BMU_TCP_CHECK | size;
997}
998
999
1000/* Free all buffers in receive ring, assumes receiver stopped */
baef58b1
SH		 1001static void skge_rx_clean(struct skge_port *skge)
1002{
1003 struct skge_hw *hw = skge->hw;
1004 struct skge_ring *ring = &skge->rx_ring;
1005 struct skge_element *e;
1006
19a33d4e
SH		 1007 e = ring->start;
1008 do {
baef58b1
SH		 1009 struct skge_rx_desc *rd = e->desc;
1010 rd->control = 0;
19a33d4e
SH		 1011 if (e->skb) {
1012 pci_unmap_single(hw->pdev,
1013 pci_unmap_addr(e, mapaddr),
1014 pci_unmap_len(e, maplen),
1015 PCI_DMA_FROMDEVICE);
1016 dev_kfree_skb(e->skb);
1017 e->skb = NULL;
1018 }
1019 } while ((e = e->next) != ring->start);
baef58b1
SH		 1020}
1021
19a33d4e 1022
baef58b1 1023/* Allocate buffers for receive ring
19a33d4e 1024 * For receive: to_clean is next received frame.
baef58b1 1025 */
c54f9765 1026static int skge_rx_fill(struct net_device *dev)
baef58b1 1027{
c54f9765 1028 struct skge_port *skge = netdev_priv(dev);
baef58b1
SH		 1029 struct skge_ring *ring = &skge->rx_ring;
1030 struct skge_element *e;
baef58b1 1031
19a33d4e
SH		 1032 e = ring->start;
1033 do {
383181ac 1034 struct sk_buff *skb;
baef58b1 1035
c54f9765
SH		 1036 skb = __netdev_alloc_skb(dev, skge->rx_buf_size + NET_IP_ALIGN,
1037 GFP_KERNEL);
19a33d4e
SH		 1038 if (!skb)
1039 return -ENOMEM;
1040
383181ac
SH		 1041 skb_reserve(skb, NET_IP_ALIGN);
1042 skge_rx_setup(skge, e, skb, skge->rx_buf_size);
19a33d4e 1043 } while ( (e = e->next) != ring->start);
baef58b1 1044
19a33d4e
SH		 1045 ring->to_clean = ring->start;
1046 return 0;
baef58b1
SH		 1047}
1048
5d5c8e03
SH		 1049static const char *skge_pause(enum pause_status status)
1050{
1051 switch(status) {
1052 case FLOW_STAT_NONE:
1053 return "none";
1054 case FLOW_STAT_REM_SEND:
1055 return "rx only";
1056 case FLOW_STAT_LOC_SEND:
1057 return "tx_only";
1058 case FLOW_STAT_SYMMETRIC: /* Both station may send PAUSE */
1059 return "both";
1060 default:
1061 return "indeterminated";
1062 }
1063}
1064
1065
baef58b1
SH		 1066static void skge_link_up(struct skge_port *skge)
1067{
46a60f2d 1068 skge_write8(skge->hw, SK_REG(skge->port, LNK_LED_REG),
54cfb5aa
SH		 1069 LED_BLK_OFF|LED_SYNC_OFF|LED_ON);
1070
baef58b1 1071 netif_carrier_on(skge->netdev);
29b4e886 1072 netif_wake_queue(skge->netdev);
baef58b1 1073
5d5c8e03 1074 if (netif_msg_link(skge)) {
baef58b1
SH		 1075 printk(KERN_INFO PFX
1076 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
1077 skge->netdev->name, skge->speed,
1078 skge->duplex == DUPLEX_FULL ? "full" : "half",
5d5c8e03
SH		 1079 skge_pause(skge->flow_status));
1080 }
baef58b1
SH		 1081}
1082
1083static void skge_link_down(struct skge_port *skge)
1084{
54cfb5aa 1085 skge_write8(skge->hw, SK_REG(skge->port, LNK_LED_REG), LED_OFF);
baef58b1
SH		 1086 netif_carrier_off(skge->netdev);
1087 netif_stop_queue(skge->netdev);
1088
1089 if (netif_msg_link(skge))
1090 printk(KERN_INFO PFX "%s: Link is down.\n", skge->netdev->name);
1091}
1092
a1bc9b87
SH		 1093
1094static void xm_link_down(struct skge_hw *hw, int port)
1095{
1096 struct net_device *dev = hw->dev[port];
1097 struct skge_port *skge = netdev_priv(dev);
a1bc9b87 1098
501fb72d 1099 xm_write16(hw, port, XM_IMSK, XM_IMSK_DISABLE);
a1bc9b87 1100
a1bc9b87
SH		 1101 if (netif_carrier_ok(dev))
1102 skge_link_down(skge);
1103}
1104
2cd8e5d3 1105static int __xm_phy_read(struct skge_hw *hw, int port, u16 reg, u16 *val)
baef58b1
SH		 1106{
1107 int i;
baef58b1 1108
6b0c1480 1109 xm_write16(hw, port, XM_PHY_ADDR, reg | hw->phy_addr);
0781191c 1110 *val = xm_read16(hw, port, XM_PHY_DATA);
baef58b1 1111
64f6b64d
SH		 1112 if (hw->phy_type == SK_PHY_XMAC)
1113 goto ready;
1114
89bf5f23 1115 for (i = 0; i < PHY_RETRIES; i++) {
2cd8e5d3 1116 if (xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_RDY)
89bf5f23 1117 goto ready;
0781191c 1118 udelay(1);
baef58b1
SH		 1119 }
1120
2cd8e5d3 1121 return -ETIMEDOUT;
89bf5f23 1122 ready:
2cd8e5d3 1123 *val = xm_read16(hw, port, XM_PHY_DATA);
89bf5f23 1124
2cd8e5d3
SH		 1125 return 0;
1126}
1127
1128static u16 xm_phy_read(struct skge_hw *hw, int port, u16 reg)
1129{
1130 u16 v = 0;
1131 if (__xm_phy_read(hw, port, reg, &v))
1132 printk(KERN_WARNING PFX "%s: phy read timed out\n",
1133 hw->dev[port]->name);
baef58b1
SH		 1134 return v;
1135}
1136
2cd8e5d3 1137static int xm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val)
baef58b1
SH		 1138{
1139 int i;
1140
6b0c1480 1141 xm_write16(hw, port, XM_PHY_ADDR, reg | hw->phy_addr);
baef58b1 1142 for (i = 0; i < PHY_RETRIES; i++) {
6b0c1480 1143 if (!(xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_BUSY))
baef58b1 1144 goto ready;
89bf5f23 1145 udelay(1);
baef58b1 1146 }
2cd8e5d3 1147 return -EIO;
baef58b1
SH		 1148
1149 ready:
6b0c1480 1150 xm_write16(hw, port, XM_PHY_DATA, val);
0781191c
SH		 1151 for (i = 0; i < PHY_RETRIES; i++) {
1152 if (!(xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_BUSY))
1153 return 0;
1154 udelay(1);
1155 }
1156 return -ETIMEDOUT;
baef58b1
SH		 1157}
1158
1159static void genesis_init(struct skge_hw *hw)
1160{
1161 /* set blink source counter */
1162 skge_write32(hw, B2_BSC_INI, (SK_BLK_DUR * SK_FACT_53) / 100);
1163 skge_write8(hw, B2_BSC_CTRL, BSC_START);
1164
1165 /* configure mac arbiter */
1166 skge_write16(hw, B3_MA_TO_CTRL, MA_RST_CLR);
1167
1168 /* configure mac arbiter timeout values */
1169 skge_write8(hw, B3_MA_TOINI_RX1, SK_MAC_TO_53);
1170 skge_write8(hw, B3_MA_TOINI_RX2, SK_MAC_TO_53);
1171 skge_write8(hw, B3_MA_TOINI_TX1, SK_MAC_TO_53);
1172 skge_write8(hw, B3_MA_TOINI_TX2, SK_MAC_TO_53);
1173
1174 skge_write8(hw, B3_MA_RCINI_RX1, 0);
1175 skge_write8(hw, B3_MA_RCINI_RX2, 0);
1176 skge_write8(hw, B3_MA_RCINI_TX1, 0);
1177 skge_write8(hw, B3_MA_RCINI_TX2, 0);
1178
1179 /* configure packet arbiter timeout */
1180 skge_write16(hw, B3_PA_CTRL, PA_RST_CLR);
1181 skge_write16(hw, B3_PA_TOINI_RX1, SK_PKT_TO_MAX);
1182 skge_write16(hw, B3_PA_TOINI_TX1, SK_PKT_TO_MAX);
1183 skge_write16(hw, B3_PA_TOINI_RX2, SK_PKT_TO_MAX);
1184 skge_write16(hw, B3_PA_TOINI_TX2, SK_PKT_TO_MAX);
1185}
1186
1187static void genesis_reset(struct skge_hw *hw, int port)
1188{
45bada65 1189 const u8 zero[8] = { 0 };
21d7f677 1190 u32 reg;
baef58b1 1191
46a60f2d
SH		 1192 skge_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
1193
baef58b1 1194 /* reset the statistics module */
6b0c1480 1195 xm_write32(hw, port, XM_GP_PORT, XM_GP_RES_STAT);
501fb72d 1196 xm_write16(hw, port, XM_IMSK, XM_IMSK_DISABLE);
6b0c1480
SH		 1197 xm_write32(hw, port, XM_MODE, 0); /* clear Mode Reg */
1198 xm_write16(hw, port, XM_TX_CMD, 0); /* reset TX CMD Reg */
1199 xm_write16(hw, port, XM_RX_CMD, 0); /* reset RX CMD Reg */
baef58b1 1200
89bf5f23 1201 /* disable Broadcom PHY IRQ */
64f6b64d
SH		 1202 if (hw->phy_type == SK_PHY_BCOM)
1203 xm_write16(hw, port, PHY_BCOM_INT_MASK, 0xffff);
baef58b1 1204
45bada65 1205 xm_outhash(hw, port, XM_HSM, zero);
21d7f677
SH		 1206
1207 /* Flush TX and RX fifo */
1208 reg = xm_read32(hw, port, XM_MODE);
1209 xm_write32(hw, port, XM_MODE, reg | XM_MD_FTF);
1210 xm_write32(hw, port, XM_MODE, reg | XM_MD_FRF);
baef58b1
SH		 1211}
1212
1213
45bada65
SH		 1214/* Convert mode to MII values */
1215static const u16 phy_pause_map[] = {
1216 [FLOW_MODE_NONE] = 0,
1217 [FLOW_MODE_LOC_SEND] = PHY_AN_PAUSE_ASYM,
1218 [FLOW_MODE_SYMMETRIC] = PHY_AN_PAUSE_CAP,
5d5c8e03 1219 [FLOW_MODE_SYM_OR_REM] = PHY_AN_PAUSE_CAP | PHY_AN_PAUSE_ASYM,
45bada65
SH		 1220};
1221
4b67be99
SH		 1222/* special defines for FIBER (88E1011S only) */
1223static const u16 fiber_pause_map[] = {
1224 [FLOW_MODE_NONE] = PHY_X_P_NO_PAUSE,
1225 [FLOW_MODE_LOC_SEND] = PHY_X_P_ASYM_MD,
1226 [FLOW_MODE_SYMMETRIC] = PHY_X_P_SYM_MD,
5d5c8e03 1227 [FLOW_MODE_SYM_OR_REM] = PHY_X_P_BOTH_MD,
4b67be99
SH		 1228};
1229
45bada65
SH		 1230
1231/* Check status of Broadcom phy link */
1232static void bcom_check_link(struct skge_hw *hw, int port)
baef58b1 1233{
45bada65
SH		 1234 struct net_device *dev = hw->dev[port];
1235 struct skge_port *skge = netdev_priv(dev);
1236 u16 status;
1237
1238 /* read twice because of latch */
501fb72d 1239 xm_phy_read(hw, port, PHY_BCOM_STAT);
45bada65
SH		 1240 status = xm_phy_read(hw, port, PHY_BCOM_STAT);
1241
45bada65 1242 if ((status & PHY_ST_LSYNC) == 0) {
a1bc9b87 1243 xm_link_down(hw, port);
64f6b64d
SH		 1244 return;
1245 }
45bada65 1246
64f6b64d
SH		 1247 if (skge->autoneg == AUTONEG_ENABLE) {
1248 u16 lpa, aux;
45bada65 1249
64f6b64d
SH		 1250 if (!(status & PHY_ST_AN_OVER))
1251 return;
45bada65 1252
64f6b64d
SH		 1253 lpa = xm_phy_read(hw, port, PHY_XMAC_AUNE_LP);
1254 if (lpa & PHY_B_AN_RF) {
1255 printk(KERN_NOTICE PFX "%s: remote fault\n",
1256 dev->name);
1257 return;
1258 }
45bada65 1259
64f6b64d
SH		 1260 aux = xm_phy_read(hw, port, PHY_BCOM_AUX_STAT);
1261
1262 /* Check Duplex mismatch */
1263 switch (aux & PHY_B_AS_AN_RES_MSK) {
1264 case PHY_B_RES_1000FD:
1265 skge->duplex = DUPLEX_FULL;
1266 break;
1267 case PHY_B_RES_1000HD:
1268 skge->duplex = DUPLEX_HALF;
1269 break;
1270 default:
1271 printk(KERN_NOTICE PFX "%s: duplex mismatch\n",
1272 dev->name);
1273 return;
45bada65
SH		 1274 }
1275
64f6b64d
SH		 1276 /* We are using IEEE 802.3z/D5.0 Table 37-4 */
1277 switch (aux & PHY_B_AS_PAUSE_MSK) {
1278 case PHY_B_AS_PAUSE_MSK:
5d5c8e03 1279 skge->flow_status = FLOW_STAT_SYMMETRIC;
64f6b64d
SH		 1280 break;
1281 case PHY_B_AS_PRR:
5d5c8e03 1282 skge->flow_status = FLOW_STAT_REM_SEND;
64f6b64d
SH		 1283 break;
1284 case PHY_B_AS_PRT:
5d5c8e03 1285 skge->flow_status = FLOW_STAT_LOC_SEND;
64f6b64d
SH		 1286 break;
1287 default:
5d5c8e03 1288 skge->flow_status = FLOW_STAT_NONE;
64f6b64d
SH		 1289 }
1290 skge->speed = SPEED_1000;
45bada65 1291 }
64f6b64d
SH		 1292
1293 if (!netif_carrier_ok(dev))
1294 genesis_link_up(skge);
45bada65
SH		 1295}
1296
1297/* Broadcom 5400 only supports giagabit! SysKonnect did not put an additional
1298 * Phy on for 100 or 10Mbit operation
1299 */
64f6b64d 1300static void bcom_phy_init(struct skge_port *skge)
45bada65
SH		 1301{
1302 struct skge_hw *hw = skge->hw;
1303 int port = skge->port;
baef58b1 1304 int i;
45bada65 1305 u16 id1, r, ext, ctl;
baef58b1
SH		 1306
1307 /* magic workaround patterns for Broadcom */
1308 static const struct {
1309 u16 reg;
1310 u16 val;
1311 } A1hack[] = {
1312 { 0x18, 0x0c20 }, { 0x17, 0x0012 }, { 0x15, 0x1104 },
1313 { 0x17, 0x0013 }, { 0x15, 0x0404 }, { 0x17, 0x8006 },
1314 { 0x15, 0x0132 }, { 0x17, 0x8006 }, { 0x15, 0x0232 },
1315 { 0x17, 0x800D }, { 0x15, 0x000F }, { 0x18, 0x0420 },
1316 }, C0hack[] = {
1317 { 0x18, 0x0c20 }, { 0x17, 0x0012 }, { 0x15, 0x1204 },
1318 { 0x17, 0x0013 }, { 0x15, 0x0A04 }, { 0x18, 0x0420 },
1319 };
1320
45bada65
SH		 1321 /* read Id from external PHY (all have the same address) */
1322 id1 = xm_phy_read(hw, port, PHY_XMAC_ID1);
1323
1324 /* Optimize MDIO transfer by suppressing preamble. */
1325 r = xm_read16(hw, port, XM_MMU_CMD);
1326 r |= XM_MMU_NO_PRE;
1327 xm_write16(hw, port, XM_MMU_CMD,r);
1328
2c668514 1329 switch (id1) {
45bada65
SH		 1330 case PHY_BCOM_ID1_C0:
1331 /*
1332 * Workaround BCOM Errata for the C0 type.
1333 * Write magic patterns to reserved registers.
1334 */
1335 for (i = 0; i < ARRAY_SIZE(C0hack); i++)
1336 xm_phy_write(hw, port,
1337 C0hack[i].reg, C0hack[i].val);
1338
1339 break;
1340 case PHY_BCOM_ID1_A1:
1341 /*
1342 * Workaround BCOM Errata for the A1 type.
1343 * Write magic patterns to reserved registers.
1344 */
1345 for (i = 0; i < ARRAY_SIZE(A1hack); i++)
1346 xm_phy_write(hw, port,
1347 A1hack[i].reg, A1hack[i].val);
1348 break;
1349 }
1350
1351 /*
1352 * Workaround BCOM Errata (#10523) for all BCom PHYs.
1353 * Disable Power Management after reset.
1354 */
1355 r = xm_phy_read(hw, port, PHY_BCOM_AUX_CTRL);
1356 r |= PHY_B_AC_DIS_PM;
1357 xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL, r);
1358
1359 /* Dummy read */
1360 xm_read16(hw, port, XM_ISRC);
1361
1362 ext = PHY_B_PEC_EN_LTR; /* enable tx led */
1363 ctl = PHY_CT_SP1000; /* always 1000mbit */
1364
1365 if (skge->autoneg == AUTONEG_ENABLE) {
1366 /*
1367 * Workaround BCOM Errata #1 for the C5 type.
1368 * 1000Base-T Link Acquisition Failure in Slave Mode
1369 * Set Repeater/DTE bit 10 of the 1000Base-T Control Register
1370 */
1371 u16 adv = PHY_B_1000C_RD;
1372 if (skge->advertising & ADVERTISED_1000baseT_Half)
1373 adv |= PHY_B_1000C_AHD;
1374 if (skge->advertising & ADVERTISED_1000baseT_Full)
1375 adv |= PHY_B_1000C_AFD;
1376 xm_phy_write(hw, port, PHY_BCOM_1000T_CTRL, adv);
1377
1378 ctl |= PHY_CT_ANE | PHY_CT_RE_CFG;
1379 } else {
1380 if (skge->duplex == DUPLEX_FULL)
1381 ctl |= PHY_CT_DUP_MD;
1382 /* Force to slave */
1383 xm_phy_write(hw, port, PHY_BCOM_1000T_CTRL, PHY_B_1000C_MSE);
1384 }
1385
1386 /* Set autonegotiation pause parameters */
1387 xm_phy_write(hw, port, PHY_BCOM_AUNE_ADV,
1388 phy_pause_map[skge->flow_control] | PHY_AN_CSMA);
1389
1390 /* Handle Jumbo frames */
64f6b64d 1391 if (hw->dev[port]->mtu > ETH_DATA_LEN) {
45bada65
SH		 1392 xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL,
1393 PHY_B_AC_TX_TST | PHY_B_AC_LONG_PACK);
1394
1395 ext |= PHY_B_PEC_HIGH_LA;
1396
1397 }
1398
1399 xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, ext);
1400 xm_phy_write(hw, port, PHY_BCOM_CTRL, ctl);
1401
8f3f8193 1402 /* Use link status change interrupt */
45bada65 1403 xm_phy_write(hw, port, PHY_BCOM_INT_MASK, PHY_B_DEF_MSK);
64f6b64d 1404}
45bada65 1405
64f6b64d
SH		 1406static void xm_phy_init(struct skge_port *skge)
1407{
1408 struct skge_hw *hw = skge->hw;
1409 int port = skge->port;
1410 u16 ctrl = 0;
1411
1412 if (skge->autoneg == AUTONEG_ENABLE) {
1413 if (skge->advertising & ADVERTISED_1000baseT_Half)
1414 ctrl |= PHY_X_AN_HD;
1415 if (skge->advertising & ADVERTISED_1000baseT_Full)
1416 ctrl |= PHY_X_AN_FD;
1417
4b67be99 1418 ctrl |= fiber_pause_map[skge->flow_control];
64f6b64d
SH		 1419
1420 xm_phy_write(hw, port, PHY_XMAC_AUNE_ADV, ctrl);
1421
1422 /* Restart Auto-negotiation */
1423 ctrl = PHY_CT_ANE | PHY_CT_RE_CFG;
1424 } else {
1425 /* Set DuplexMode in Config register */
1426 if (skge->duplex == DUPLEX_FULL)
1427 ctrl |= PHY_CT_DUP_MD;
1428 /*
1429 * Do NOT enable Auto-negotiation here. This would hold
1430 * the link down because no IDLEs are transmitted
1431 */
1432 }
1433
1434 xm_phy_write(hw, port, PHY_XMAC_CTRL, ctrl);
1435
1436 /* Poll PHY for status changes */
9cbe330f 1437 mod_timer(&skge->link_timer, jiffies + LINK_HZ);
64f6b64d
SH		 1438}
1439
501fb72d 1440static int xm_check_link(struct net_device *dev)
64f6b64d
SH		 1441{
1442 struct skge_port *skge = netdev_priv(dev);
1443 struct skge_hw *hw = skge->hw;
1444 int port = skge->port;
1445 u16 status;
1446
1447 /* read twice because of latch */
501fb72d 1448 xm_phy_read(hw, port, PHY_XMAC_STAT);
64f6b64d
SH		 1449 status = xm_phy_read(hw, port, PHY_XMAC_STAT);
1450
1451 if ((status & PHY_ST_LSYNC) == 0) {
a1bc9b87 1452 xm_link_down(hw, port);
501fb72d 1453 return 0;
64f6b64d
SH		 1454 }
1455
1456 if (skge->autoneg == AUTONEG_ENABLE) {
1457 u16 lpa, res;
1458
1459 if (!(status & PHY_ST_AN_OVER))
501fb72d 1460 return 0;
64f6b64d
SH		 1461
1462 lpa = xm_phy_read(hw, port, PHY_XMAC_AUNE_LP);
1463 if (lpa & PHY_B_AN_RF) {
1464 printk(KERN_NOTICE PFX "%s: remote fault\n",
1465 dev->name);
501fb72d 1466 return 0;
64f6b64d
SH		 1467 }
1468
1469 res = xm_phy_read(hw, port, PHY_XMAC_RES_ABI);
1470
1471 /* Check Duplex mismatch */
1472 switch (res & (PHY_X_RS_HD | PHY_X_RS_FD)) {
1473 case PHY_X_RS_FD:
1474 skge->duplex = DUPLEX_FULL;
1475 break;
1476 case PHY_X_RS_HD:
1477 skge->duplex = DUPLEX_HALF;
1478 break;
1479 default:
1480 printk(KERN_NOTICE PFX "%s: duplex mismatch\n",
1481 dev->name);
501fb72d 1482 return 0;
64f6b64d
SH		 1483 }
1484
1485 /* We are using IEEE 802.3z/D5.0 Table 37-4 */
5d5c8e03
SH		 1486 if ((skge->flow_control == FLOW_MODE_SYMMETRIC ||
1487 skge->flow_control == FLOW_MODE_SYM_OR_REM) &&
1488 (lpa & PHY_X_P_SYM_MD))
1489 skge->flow_status = FLOW_STAT_SYMMETRIC;
1490 else if (skge->flow_control == FLOW_MODE_SYM_OR_REM &&
1491 (lpa & PHY_X_RS_PAUSE) == PHY_X_P_ASYM_MD)
1492 /* Enable PAUSE receive, disable PAUSE transmit */
1493 skge->flow_status = FLOW_STAT_REM_SEND;
1494 else if (skge->flow_control == FLOW_MODE_LOC_SEND &&
1495 (lpa & PHY_X_RS_PAUSE) == PHY_X_P_BOTH_MD)
1496 /* Disable PAUSE receive, enable PAUSE transmit */
1497 skge->flow_status = FLOW_STAT_LOC_SEND;
64f6b64d 1498 else
5d5c8e03 1499 skge->flow_status = FLOW_STAT_NONE;
64f6b64d
SH		 1500
1501 skge->speed = SPEED_1000;
1502 }
1503
1504 if (!netif_carrier_ok(dev))
1505 genesis_link_up(skge);
501fb72d 1506 return 1;
64f6b64d
SH		 1507}
1508
1509/* Poll to check for link coming up.
501fb72d 1510 *
64f6b64d 1511 * Since internal PHY is wired to a level triggered pin, can't
501fb72d
SH		 1512 * get an interrupt when carrier is detected, need to poll for
1513 * link coming up.
64f6b64d 1514 */
9cbe330f 1515static void xm_link_timer(unsigned long arg)
64f6b64d 1516{
9cbe330f 1517 struct skge_port *skge = (struct skge_port *) arg;
c4028958 1518 struct net_device *dev = skge->netdev;
64f6b64d
SH		 1519 struct skge_hw *hw = skge->hw;
1520 int port = skge->port;
501fb72d
SH		 1521 int i;
1522 unsigned long flags;
64f6b64d
SH		 1523
1524 if (!netif_running(dev))
1525 return;
1526
501fb72d
SH		 1527 spin_lock_irqsave(&hw->phy_lock, flags);
1528
1529 /*
1530 * Verify that the link by checking GPIO register three times.
1531 * This pin has the signal from the link_sync pin connected to it.
1532 */
1533 for (i = 0; i < 3; i++) {
1534 if (xm_read16(hw, port, XM_GP_PORT) & XM_GP_INP_ASS)
1535 goto link_down;
1536 }
1537
1538 /* Re-enable interrupt to detect link down */
1539 if (xm_check_link(dev)) {
1540 u16 msk = xm_read16(hw, port, XM_IMSK);
1541 msk &= ~XM_IS_INP_ASS;
1542 xm_write16(hw, port, XM_IMSK, msk);
64f6b64d 1543 xm_read16(hw, port, XM_ISRC);
64f6b64d 1544 } else {
501fb72d
SH		 1545link_down:
1546 mod_timer(&skge->link_timer,
1547 round_jiffies(jiffies + LINK_HZ));
64f6b64d 1548 }
501fb72d 1549 spin_unlock_irqrestore(&hw->phy_lock, flags);
45bada65
SH		 1550}
1551
1552static void genesis_mac_init(struct skge_hw *hw, int port)
1553{
1554 struct net_device *dev = hw->dev[port];
1555 struct skge_port *skge = netdev_priv(dev);
1556 int jumbo = hw->dev[port]->mtu > ETH_DATA_LEN;
1557 int i;
1558 u32 r;
1559 const u8 zero[6] = { 0 };
1560
0781191c
SH		 1561 for (i = 0; i < 10; i++) {
1562 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1),
1563 MFF_SET_MAC_RST);
1564 if (skge_read16(hw, SK_REG(port, TX_MFF_CTRL1)) & MFF_SET_MAC_RST)
1565 goto reset_ok;
1566 udelay(1);
1567 }
baef58b1 1568
0781191c
SH		 1569 printk(KERN_WARNING PFX "%s: genesis reset failed\n", dev->name);
1570
1571 reset_ok:
baef58b1 1572 /* Unreset the XMAC. */
6b0c1480 1573 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_CLR_MAC_RST);
baef58b1
SH		 1574
1575 /*
1576 * Perform additional initialization for external PHYs,
1577 * namely for the 1000baseTX cards that use the XMAC's
1578 * GMII mode.
1579 */
64f6b64d
SH		 1580 if (hw->phy_type != SK_PHY_XMAC) {
1581 /* Take external Phy out of reset */
1582 r = skge_read32(hw, B2_GP_IO);
1583 if (port == 0)
1584 r |= GP_DIR_0|GP_IO_0;
1585 else
1586 r |= GP_DIR_2|GP_IO_2;
89bf5f23 1587
64f6b64d 1588 skge_write32(hw, B2_GP_IO, r);
0781191c 1589
64f6b64d
SH		 1590 /* Enable GMII interface */
1591 xm_write16(hw, port, XM_HW_CFG, XM_HW_GMII_MD);
1592 }
89bf5f23 1593
89bf5f23 1594
64f6b64d
SH		 1595 switch(hw->phy_type) {
1596 case SK_PHY_XMAC:
1597 xm_phy_init(skge);
1598 break;
1599 case SK_PHY_BCOM:
1600 bcom_phy_init(skge);
1601 bcom_check_link(hw, port);
1602 }
89bf5f23 1603
45bada65
SH		 1604 /* Set Station Address */
1605 xm_outaddr(hw, port, XM_SA, dev->dev_addr);
89bf5f23 1606
45bada65
SH		 1607 /* We don't use match addresses so clear */
1608 for (i = 1; i < 16; i++)
1609 xm_outaddr(hw, port, XM_EXM(i), zero);
1610
0781191c
SH		 1611 /* Clear MIB counters */
1612 xm_write16(hw, port, XM_STAT_CMD,
1613 XM_SC_CLR_RXC | XM_SC_CLR_TXC);
1614 /* Clear two times according to Errata #3 */
1615 xm_write16(hw, port, XM_STAT_CMD,
1616 XM_SC_CLR_RXC | XM_SC_CLR_TXC);
1617
45bada65
SH		 1618 /* configure Rx High Water Mark (XM_RX_HI_WM) */
1619 xm_write16(hw, port, XM_RX_HI_WM, 1450);
1620
1621 /* We don't need the FCS appended to the packet. */
1622 r = XM_RX_LENERR_OK | XM_RX_STRIP_FCS;
1623 if (jumbo)
1624 r |= XM_RX_BIG_PK_OK;
89bf5f23 1625
45bada65 1626 if (skge->duplex == DUPLEX_HALF) {
89bf5f23 1627 /*
45bada65
SH		 1628 * If in manual half duplex mode the other side might be in
1629 * full duplex mode, so ignore if a carrier extension is not seen
1630 * on frames received
89bf5f23 1631 */
45bada65 1632 r |= XM_RX_DIS_CEXT;
baef58b1 1633 }
45bada65 1634 xm_write16(hw, port, XM_RX_CMD, r);
baef58b1 1635
baef58b1 1636 /* We want short frames padded to 60 bytes. */
45bada65
SH		 1637 xm_write16(hw, port, XM_TX_CMD, XM_TX_AUTO_PAD);
1638
485982a9
SH		 1639 /* Increase threshold for jumbo frames on dual port */
1640 if (hw->ports > 1 && jumbo)
1641 xm_write16(hw, port, XM_TX_THR, 1020);
1642 else
1643 xm_write16(hw, port, XM_TX_THR, 512);
baef58b1
SH		 1644
1645 /*
1646 * Enable the reception of all error frames. This is is
1647 * a necessary evil due to the design of the XMAC. The
1648 * XMAC's receive FIFO is only 8K in size, however jumbo
1649 * frames can be up to 9000 bytes in length. When bad
1650 * frame filtering is enabled, the XMAC's RX FIFO operates
1651 * in 'store and forward' mode. For this to work, the
1652 * entire frame has to fit into the FIFO, but that means
1653 * that jumbo frames larger than 8192 bytes will be
1654 * truncated. Disabling all bad frame filtering causes
1655 * the RX FIFO to operate in streaming mode, in which
8f3f8193 1656 * case the XMAC will start transferring frames out of the
baef58b1
SH		 1657 * RX FIFO as soon as the FIFO threshold is reached.
1658 */
45bada65 1659 xm_write32(hw, port, XM_MODE, XM_DEF_MODE);
baef58b1 1660
baef58b1
SH		 1661
1662 /*
45bada65
SH		 1663 * Initialize the Receive Counter Event Mask (XM_RX_EV_MSK)
1664 * - Enable all bits excepting 'Octets Rx OK Low CntOv'
1665 * and 'Octets Rx OK Hi Cnt Ov'.
baef58b1 1666 */
45bada65
SH		 1667 xm_write32(hw, port, XM_RX_EV_MSK, XMR_DEF_MSK);
1668
1669 /*
1670 * Initialize the Transmit Counter Event Mask (XM_TX_EV_MSK)
1671 * - Enable all bits excepting 'Octets Tx OK Low CntOv'
1672 * and 'Octets Tx OK Hi Cnt Ov'.
1673 */
1674 xm_write32(hw, port, XM_TX_EV_MSK, XMT_DEF_MSK);
baef58b1
SH		 1675
1676 /* Configure MAC arbiter */
1677 skge_write16(hw, B3_MA_TO_CTRL, MA_RST_CLR);
1678
1679 /* configure timeout values */
1680 skge_write8(hw, B3_MA_TOINI_RX1, 72);
1681 skge_write8(hw, B3_MA_TOINI_RX2, 72);
1682 skge_write8(hw, B3_MA_TOINI_TX1, 72);
1683 skge_write8(hw, B3_MA_TOINI_TX2, 72);
1684
1685 skge_write8(hw, B3_MA_RCINI_RX1, 0);
1686 skge_write8(hw, B3_MA_RCINI_RX2, 0);
1687 skge_write8(hw, B3_MA_RCINI_TX1, 0);
1688 skge_write8(hw, B3_MA_RCINI_TX2, 0);
1689
1690 /* Configure Rx MAC FIFO */
6b0c1480
SH		 1691 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_CLR);
1692 skge_write16(hw, SK_REG(port, RX_MFF_CTRL1), MFF_ENA_TIM_PAT);
1693 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_ENA_OP_MD);
baef58b1
SH		 1694
1695 /* Configure Tx MAC FIFO */
6b0c1480
SH		 1696 skge_write8(hw, SK_REG(port, TX_MFF_CTRL2), MFF_RST_CLR);
1697 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_TX_CTRL_DEF);
1698 skge_write8(hw, SK_REG(port, TX_MFF_CTRL2), MFF_ENA_OP_MD);
baef58b1 1699
45bada65 1700 if (jumbo) {
baef58b1 1701 /* Enable frame flushing if jumbo frames used */
6b0c1480 1702 skge_write16(hw, SK_REG(port,RX_MFF_CTRL1), MFF_ENA_FLUSH);
baef58b1
SH		 1703 } else {
1704 /* enable timeout timers if normal frames */
1705 skge_write16(hw, B3_PA_CTRL,
45bada65 1706 (port == 0) ? PA_ENA_TO_TX1 : PA_ENA_TO_TX2);
baef58b1 1707 }
baef58b1
SH		 1708}
1709
1710static void genesis_stop(struct skge_port *skge)
1711{
1712 struct skge_hw *hw = skge->hw;
1713 int port = skge->port;
799b21d2 1714 unsigned retries = 1000;
21d7f677
SH		 1715 u16 cmd;
1716
1717 /* Disable Tx and Rx */
1718 cmd = xm_read16(hw, port, XM_MMU_CMD);
1719 cmd &= ~(XM_MMU_ENA_RX | XM_MMU_ENA_TX);
1720 xm_write16(hw, port, XM_MMU_CMD, cmd);
baef58b1 1721
46a60f2d
SH		 1722 genesis_reset(hw, port);
1723
baef58b1
SH		 1724 /* Clear Tx packet arbiter timeout IRQ */
1725 skge_write16(hw, B3_PA_CTRL,
1726 port == 0 ? PA_CLR_TO_TX1 : PA_CLR_TO_TX2);
1727
baef58b1 1728 /* Reset the MAC */
799b21d2
SH		 1729 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_CLR_MAC_RST);
1730 do {
1731 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_SET_MAC_RST);
1732 if (!(skge_read16(hw, SK_REG(port, TX_MFF_CTRL1)) & MFF_SET_MAC_RST))
1733 break;
1734 } while (--retries > 0);
baef58b1
SH		 1735
1736 /* For external PHYs there must be special handling */
64f6b64d 1737 if (hw->phy_type != SK_PHY_XMAC) {
799b21d2 1738 u32 reg = skge_read32(hw, B2_GP_IO);
64f6b64d
SH		 1739 if (port == 0) {
1740 reg |= GP_DIR_0;
1741 reg &= ~GP_IO_0;
1742 } else {
1743 reg |= GP_DIR_2;
1744 reg &= ~GP_IO_2;
1745 }
1746 skge_write32(hw, B2_GP_IO, reg);
1747 skge_read32(hw, B2_GP_IO);
baef58b1
SH		 1748 }
1749
6b0c1480
SH		 1750 xm_write16(hw, port, XM_MMU_CMD,
1751 xm_read16(hw, port, XM_MMU_CMD)
baef58b1
SH		 1752 & ~(XM_MMU_ENA_RX | XM_MMU_ENA_TX));
1753
6b0c1480 1754 xm_read16(hw, port, XM_MMU_CMD);
baef58b1
SH		 1755}
1756
1757
1758static void genesis_get_stats(struct skge_port *skge, u64 *data)
1759{
1760 struct skge_hw *hw = skge->hw;
1761 int port = skge->port;
1762 int i;
1763 unsigned long timeout = jiffies + HZ;
1764
6b0c1480 1765 xm_write16(hw, port,
baef58b1
SH		 1766 XM_STAT_CMD, XM_SC_SNP_TXC | XM_SC_SNP_RXC);
1767
1768 /* wait for update to complete */
6b0c1480 1769 while (xm_read16(hw, port, XM_STAT_CMD)
baef58b1
SH		 1770 & (XM_SC_SNP_TXC | XM_SC_SNP_RXC)) {
1771 if (time_after(jiffies, timeout))
1772 break;
1773 udelay(10);
1774 }
1775
1776 /* special case for 64 bit octet counter */
6b0c1480
SH		 1777 data[0] = (u64) xm_read32(hw, port, XM_TXO_OK_HI) << 32
1778 | xm_read32(hw, port, XM_TXO_OK_LO);
1779 data[1] = (u64) xm_read32(hw, port, XM_RXO_OK_HI) << 32
1780 | xm_read32(hw, port, XM_RXO_OK_LO);
baef58b1
SH		 1781
1782 for (i = 2; i < ARRAY_SIZE(skge_stats); i++)
6b0c1480 1783 data[i] = xm_read32(hw, port, skge_stats[i].xmac_offset);
baef58b1
SH		 1784}
1785
1786static void genesis_mac_intr(struct skge_hw *hw, int port)
1787{
da00772f
SH		 1788 struct net_device *dev = hw->dev[port];
1789 struct skge_port *skge = netdev_priv(dev);
6b0c1480 1790 u16 status = xm_read16(hw, port, XM_ISRC);
baef58b1 1791
7e676d91
SH		 1792 if (netif_msg_intr(skge))
1793 printk(KERN_DEBUG PFX "%s: mac interrupt status 0x%x\n",
da00772f 1794 dev->name, status);
baef58b1 1795
501fb72d
SH		 1796 if (hw->phy_type == SK_PHY_XMAC && (status & XM_IS_INP_ASS)) {
1797 xm_link_down(hw, port);
1798 mod_timer(&skge->link_timer, jiffies + 1);
1799 }
a1bc9b87 1800
baef58b1 1801 if (status & XM_IS_TXF_UR) {
6b0c1480 1802 xm_write32(hw, port, XM_MODE, XM_MD_FTF);
da00772f 1803 ++dev->stats.tx_fifo_errors;
baef58b1 1804 }
baef58b1
SH		 1805}
1806
baef58b1
SH		 1807static void genesis_link_up(struct skge_port *skge)
1808{
1809 struct skge_hw *hw = skge->hw;
1810 int port = skge->port;
a1bc9b87 1811 u16 cmd, msk;
64f6b64d 1812 u32 mode;
baef58b1 1813
6b0c1480 1814 cmd = xm_read16(hw, port, XM_MMU_CMD);
baef58b1
SH		 1815
1816 /*
1817 * enabling pause frame reception is required for 1000BT
1818 * because the XMAC is not reset if the link is going down
1819 */
5d5c8e03
SH		 1820 if (skge->flow_status == FLOW_STAT_NONE ||
1821 skge->flow_status == FLOW_STAT_LOC_SEND)
7e676d91 1822 /* Disable Pause Frame Reception */
baef58b1
SH		 1823 cmd |= XM_MMU_IGN_PF;
1824 else
1825 /* Enable Pause Frame Reception */
1826 cmd &= ~XM_MMU_IGN_PF;
1827
6b0c1480 1828 xm_write16(hw, port, XM_MMU_CMD, cmd);
baef58b1 1829
6b0c1480 1830 mode = xm_read32(hw, port, XM_MODE);
5d5c8e03
SH		 1831 if (skge->flow_status== FLOW_STAT_SYMMETRIC ||
1832 skge->flow_status == FLOW_STAT_LOC_SEND) {
baef58b1
SH		 1833 /*
1834 * Configure Pause Frame Generation
1835 * Use internal and external Pause Frame Generation.
1836 * Sending pause frames is edge triggered.
1837 * Send a Pause frame with the maximum pause time if
1838 * internal oder external FIFO full condition occurs.
1839 * Send a zero pause time frame to re-start transmission.
1840 */
1841 /* XM_PAUSE_DA = '010000C28001' (default) */
1842 /* XM_MAC_PTIME = 0xffff (maximum) */
1843 /* remember this value is defined in big endian (!) */
6b0c1480 1844 xm_write16(hw, port, XM_MAC_PTIME, 0xffff);
baef58b1
SH		 1845
1846 mode |= XM_PAUSE_MODE;
6b0c1480 1847 skge_write16(hw, SK_REG(port, RX_MFF_CTRL1), MFF_ENA_PAUSE);
baef58b1
SH		 1848 } else {
1849 /*
1850 * disable pause frame generation is required for 1000BT
1851 * because the XMAC is not reset if the link is going down
1852 */
1853 /* Disable Pause Mode in Mode Register */
1854 mode &= ~XM_PAUSE_MODE;
1855
6b0c1480 1856 skge_write16(hw, SK_REG(port, RX_MFF_CTRL1), MFF_DIS_PAUSE);
baef58b1
SH		 1857 }
1858
6b0c1480 1859 xm_write32(hw, port, XM_MODE, mode);
a1bc9b87 1860
d08b9bdf 1861 /* Turn on detection of Tx underrun */
501fb72d 1862 msk = xm_read16(hw, port, XM_IMSK);
d08b9bdf 1863 msk &= ~XM_IS_TXF_UR;
a1bc9b87 1864 xm_write16(hw, port, XM_IMSK, msk);
501fb72d 1865
6b0c1480 1866 xm_read16(hw, port, XM_ISRC);
baef58b1
SH		 1867
1868 /* get MMU Command Reg. */
6b0c1480 1869 cmd = xm_read16(hw, port, XM_MMU_CMD);
64f6b64d 1870 if (hw->phy_type != SK_PHY_XMAC && skge->duplex == DUPLEX_FULL)
baef58b1
SH		 1871 cmd |= XM_MMU_GMII_FD;
1872
89bf5f23
SH		 1873 /*
1874 * Workaround BCOM Errata (#10523) for all BCom Phys
1875 * Enable Power Management after link up
1876 */
64f6b64d
SH		 1877 if (hw->phy_type == SK_PHY_BCOM) {
1878 xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL,
1879 xm_phy_read(hw, port, PHY_BCOM_AUX_CTRL)
1880 & ~PHY_B_AC_DIS_PM);
1881 xm_phy_write(hw, port, PHY_BCOM_INT_MASK, PHY_B_DEF_MSK);
1882 }
baef58b1
SH		 1883
1884 /* enable Rx/Tx */
6b0c1480 1885 xm_write16(hw, port, XM_MMU_CMD,
baef58b1
SH		 1886 cmd | XM_MMU_ENA_RX | XM_MMU_ENA_TX);
1887 skge_link_up(skge);
1888}
1889
1890
45bada65 1891static inline void bcom_phy_intr(struct skge_port *skge)
baef58b1
SH		 1892{
1893 struct skge_hw *hw = skge->hw;
1894 int port = skge->port;
45bada65
SH		 1895 u16 isrc;
1896
1897 isrc = xm_phy_read(hw, port, PHY_BCOM_INT_STAT);
7e676d91
SH		 1898 if (netif_msg_intr(skge))
1899 printk(KERN_DEBUG PFX "%s: phy interrupt status 0x%x\n",
1900 skge->netdev->name, isrc);
baef58b1 1901
45bada65
SH		 1902 if (isrc & PHY_B_IS_PSE)
1903 printk(KERN_ERR PFX "%s: uncorrectable pair swap error\n",
1904 hw->dev[port]->name);
baef58b1
SH		 1905
1906 /* Workaround BCom Errata:
1907 * enable and disable loopback mode if "NO HCD" occurs.
1908 */
45bada65 1909 if (isrc & PHY_B_IS_NO_HDCL) {
6b0c1480
SH		 1910 u16 ctrl = xm_phy_read(hw, port, PHY_BCOM_CTRL);
1911 xm_phy_write(hw, port, PHY_BCOM_CTRL,
baef58b1 1912 ctrl | PHY_CT_LOOP);
6b0c1480 1913 xm_phy_write(hw, port, PHY_BCOM_CTRL,
baef58b1
SH		 1914 ctrl & ~PHY_CT_LOOP);
1915 }
1916
45bada65
SH		 1917 if (isrc & (PHY_B_IS_AN_PR | PHY_B_IS_LST_CHANGE))
1918 bcom_check_link(hw, port);
baef58b1 1919
baef58b1
SH		 1920}
1921
2cd8e5d3
SH		 1922static int gm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val)
1923{
1924 int i;
1925
1926 gma_write16(hw, port, GM_SMI_DATA, val);
1927 gma_write16(hw, port, GM_SMI_CTRL,
1928 GM_SMI_CT_PHY_AD(hw->phy_addr) | GM_SMI_CT_REG_AD(reg));
1929 for (i = 0; i < PHY_RETRIES; i++) {
1930 udelay(1);
1931
1932 if (!(gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
1933 return 0;
1934 }
1935
1936 printk(KERN_WARNING PFX "%s: phy write timeout\n",
1937 hw->dev[port]->name);
1938 return -EIO;
1939}
1940
1941static int __gm_phy_read(struct skge_hw *hw, int port, u16 reg, u16 *val)
1942{
1943 int i;
1944
1945 gma_write16(hw, port, GM_SMI_CTRL,
1946 GM_SMI_CT_PHY_AD(hw->phy_addr)
1947 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
1948
1949 for (i = 0; i < PHY_RETRIES; i++) {
1950 udelay(1);
1951 if (gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL)
1952 goto ready;
1953 }
1954
1955 return -ETIMEDOUT;
1956 ready:
1957 *val = gma_read16(hw, port, GM_SMI_DATA);
1958 return 0;
1959}
1960
1961static u16 gm_phy_read(struct skge_hw *hw, int port, u16 reg)
1962{
1963 u16 v = 0;
1964 if (__gm_phy_read(hw, port, reg, &v))
1965 printk(KERN_WARNING PFX "%s: phy read timeout\n",
1966 hw->dev[port]->name);
1967 return v;
1968}
1969
8f3f8193 1970/* Marvell Phy Initialization */
baef58b1
SH		 1971static void yukon_init(struct skge_hw *hw, int port)
1972{
1973 struct skge_port *skge = netdev_priv(hw->dev[port]);
1974 u16 ctrl, ct1000, adv;
baef58b1 1975
baef58b1 1976 if (skge->autoneg == AUTONEG_ENABLE) {
6b0c1480 1977 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
baef58b1
SH		 1978
1979 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
1980 PHY_M_EC_MAC_S_MSK);
1981 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
1982
c506a509 1983 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
baef58b1 1984
6b0c1480 1985 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
baef58b1
SH		 1986 }
1987
6b0c1480 1988 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
baef58b1
SH		 1989 if (skge->autoneg == AUTONEG_DISABLE)
1990 ctrl &= ~PHY_CT_ANE;
1991
1992 ctrl |= PHY_CT_RESET;
6b0c1480 1993 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
baef58b1
SH		 1994
1995 ctrl = 0;
1996 ct1000 = 0;
b18f2091 1997 adv = PHY_AN_CSMA;
baef58b1
SH		 1998
1999 if (skge->autoneg == AUTONEG_ENABLE) {
5e1705dd 2000 if (hw->copper) {
baef58b1
SH		 2001 if (skge->advertising & ADVERTISED_1000baseT_Full)
2002 ct1000 |= PHY_M_1000C_AFD;
2003 if (skge->advertising & ADVERTISED_1000baseT_Half)
2004 ct1000 |= PHY_M_1000C_AHD;
2005 if (skge->advertising & ADVERTISED_100baseT_Full)
2006 adv |= PHY_M_AN_100_FD;
2007 if (skge->advertising & ADVERTISED_100baseT_Half)
2008 adv |= PHY_M_AN_100_HD;
2009 if (skge->advertising & ADVERTISED_10baseT_Full)
2010 adv |= PHY_M_AN_10_FD;
2011 if (skge->advertising & ADVERTISED_10baseT_Half)
2012 adv |= PHY_M_AN_10_HD;
baef58b1 2013
4b67be99
SH		 2014 /* Set Flow-control capabilities */
2015 adv |= phy_pause_map[skge->flow_control];
2016 } else {
2017 if (skge->advertising & ADVERTISED_1000baseT_Full)
2018 adv |= PHY_M_AN_1000X_AFD;
2019 if (skge->advertising & ADVERTISED_1000baseT_Half)
2020 adv |= PHY_M_AN_1000X_AHD;
2021
2022 adv |= fiber_pause_map[skge->flow_control];
2023 }
45bada65 2024
baef58b1
SH		 2025 /* Restart Auto-negotiation */
2026 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
2027 } else {
2028 /* forced speed/duplex settings */
2029 ct1000 = PHY_M_1000C_MSE;
2030
2031 if (skge->duplex == DUPLEX_FULL)
2032 ctrl |= PHY_CT_DUP_MD;
2033
2034 switch (skge->speed) {
2035 case SPEED_1000:
2036 ctrl |= PHY_CT_SP1000;
2037 break;
2038 case SPEED_100:
2039 ctrl |= PHY_CT_SP100;
2040 break;
2041 }
2042
2043 ctrl |= PHY_CT_RESET;
2044 }
2045
c506a509 2046 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
baef58b1 2047
6b0c1480
SH		 2048 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
2049 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
baef58b1 2050
baef58b1
SH		 2051 /* Enable phy interrupt on autonegotiation complete (or link up) */
2052 if (skge->autoneg == AUTONEG_ENABLE)
4cde06ed 2053 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_MSK);
baef58b1 2054 else
4cde06ed 2055 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_DEF_MSK);
baef58b1
SH		 2056}
2057
2058static void yukon_reset(struct skge_hw *hw, int port)
2059{
6b0c1480
SH		 2060 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);/* disable PHY IRQs */
2061 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
2062 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
2063 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
2064 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
baef58b1 2065
6b0c1480
SH		 2066 gma_write16(hw, port, GM_RX_CTRL,
2067 gma_read16(hw, port, GM_RX_CTRL)
baef58b1
SH		 2068 | GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
2069}
2070
c8868611
SH		 2071/* Apparently, early versions of Yukon-Lite had wrong chip_id? */
2072static int is_yukon_lite_a0(struct skge_hw *hw)
2073{
2074 u32 reg;
2075 int ret;
2076
2077 if (hw->chip_id != CHIP_ID_YUKON)
2078 return 0;
2079
2080 reg = skge_read32(hw, B2_FAR);
2081 skge_write8(hw, B2_FAR + 3, 0xff);
2082 ret = (skge_read8(hw, B2_FAR + 3) != 0);
2083 skge_write32(hw, B2_FAR, reg);
2084 return ret;
2085}
2086
baef58b1
SH		 2087static void yukon_mac_init(struct skge_hw *hw, int port)
2088{
2089 struct skge_port *skge = netdev_priv(hw->dev[port]);
2090 int i;
2091 u32 reg;
2092 const u8 *addr = hw->dev[port]->dev_addr;
2093
2094 /* WA code for COMA mode -- set PHY reset */
2095 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
46a60f2d
SH		 2096 hw->chip_rev >= CHIP_REV_YU_LITE_A3) {
2097 reg = skge_read32(hw, B2_GP_IO);
2098 reg |= GP_DIR_9 | GP_IO_9;
2099 skge_write32(hw, B2_GP_IO, reg);
2100 }
baef58b1
SH		 2101
2102 /* hard reset */
6b0c1480
SH		 2103 skge_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
2104 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
baef58b1
SH		 2105
2106 /* WA code for COMA mode -- clear PHY reset */
2107 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
46a60f2d
SH		 2108 hw->chip_rev >= CHIP_REV_YU_LITE_A3) {
2109 reg = skge_read32(hw, B2_GP_IO);
2110 reg |= GP_DIR_9;
2111 reg &= ~GP_IO_9;
2112 skge_write32(hw, B2_GP_IO, reg);
2113 }
baef58b1
SH		 2114
2115 /* Set hardware config mode */
2116 reg = GPC_INT_POL_HI | GPC_DIS_FC | GPC_DIS_SLEEP |
2117 GPC_ENA_XC | GPC_ANEG_ADV_ALL_M | GPC_ENA_PAUSE;
5e1705dd 2118 reg |= hw->copper ? GPC_HWCFG_GMII_COP : GPC_HWCFG_GMII_FIB;
baef58b1
SH		 2119
2120 /* Clear GMC reset */
6b0c1480
SH		 2121 skge_write32(hw, SK_REG(port, GPHY_CTRL), reg | GPC_RST_SET);
2122 skge_write32(hw, SK_REG(port, GPHY_CTRL), reg | GPC_RST_CLR);
2123 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON | GMC_RST_CLR);
564f9abb 2124
baef58b1
SH		 2125 if (skge->autoneg == AUTONEG_DISABLE) {
2126 reg = GM_GPCR_AU_ALL_DIS;
6b0c1480
SH		 2127 gma_write16(hw, port, GM_GP_CTRL,
2128 gma_read16(hw, port, GM_GP_CTRL) | reg);
baef58b1
SH		 2129
2130 switch (skge->speed) {
2131 case SPEED_1000:
564f9abb 2132 reg &= ~GM_GPCR_SPEED_100;
baef58b1 2133 reg |= GM_GPCR_SPEED_1000;
564f9abb 2134 break;
baef58b1 2135 case SPEED_100:
564f9abb 2136 reg &= ~GM_GPCR_SPEED_1000;
baef58b1 2137 reg |= GM_GPCR_SPEED_100;
564f9abb
SH		 2138 break;
2139 case SPEED_10:
2140 reg &= ~(GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100);
2141 break;
baef58b1
SH		 2142 }
2143
2144 if (skge->duplex == DUPLEX_FULL)
2145 reg |= GM_GPCR_DUP_FULL;
2146 } else
2147 reg = GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100 | GM_GPCR_DUP_FULL;
564f9abb 2148
baef58b1
SH		 2149 switch (skge->flow_control) {
2150 case FLOW_MODE_NONE:
6b0c1480 2151 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
baef58b1
SH		 2152 reg |= GM_GPCR_FC_TX_DIS | GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
2153 break;
2154 case FLOW_MODE_LOC_SEND:
2155 /* disable Rx flow-control */
2156 reg |= GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
5d5c8e03
SH		 2157 break;
2158 case FLOW_MODE_SYMMETRIC:
2159 case FLOW_MODE_SYM_OR_REM:
2160 /* enable Tx & Rx flow-control */
2161 break;
baef58b1
SH		 2162 }
2163
6b0c1480 2164 gma_write16(hw, port, GM_GP_CTRL, reg);
46a60f2d 2165 skge_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
baef58b1 2166
baef58b1 2167 yukon_init(hw, port);
baef58b1
SH		 2168
2169 /* MIB clear */
6b0c1480
SH		 2170 reg = gma_read16(hw, port, GM_PHY_ADDR);
2171 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
baef58b1
SH		 2172
2173 for (i = 0; i < GM_MIB_CNT_SIZE; i++)
6b0c1480
SH		 2174 gma_read16(hw, port, GM_MIB_CNT_BASE + 8*i);
2175 gma_write16(hw, port, GM_PHY_ADDR, reg);
baef58b1
SH		 2176
2177 /* transmit control */
6b0c1480 2178 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
baef58b1
SH		 2179
2180 /* receive control reg: unicast + multicast + no FCS */
6b0c1480 2181 gma_write16(hw, port, GM_RX_CTRL,
baef58b1
SH		 2182 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
2183
2184 /* transmit flow control */
6b0c1480 2185 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
baef58b1
SH		 2186
2187 /* transmit parameter */
6b0c1480 2188 gma_write16(hw, port, GM_TX_PARAM,
baef58b1
SH		 2189 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
2190 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
2191 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF));
2192
2193 /* serial mode register */
2194 reg = GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2195 if (hw->dev[port]->mtu > 1500)
2196 reg |= GM_SMOD_JUMBO_ENA;
2197
6b0c1480 2198 gma_write16(hw, port, GM_SERIAL_MODE, reg);
baef58b1
SH		 2199
2200 /* physical address: used for pause frames */
6b0c1480 2201 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
baef58b1 2202 /* virtual address for data */
6b0c1480 2203 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
baef58b1
SH		 2204
2205 /* enable interrupt mask for counter overflows */
6b0c1480
SH		 2206 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
2207 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
2208 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
baef58b1
SH		 2209
2210 /* Initialize Mac Fifo */
2211
2212 /* Configure Rx MAC FIFO */
6b0c1480 2213 skge_write16(hw, SK_REG(port, RX_GMF_FL_MSK), RX_FF_FL_DEF_MSK);
baef58b1 2214 reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
c8868611
SH		 2215
2216 /* disable Rx GMAC FIFO Flush for YUKON-Lite Rev. A0 only */
2217 if (is_yukon_lite_a0(hw))
baef58b1 2218 reg &= ~GMF_RX_F_FL_ON;
c8868611 2219
6b0c1480
SH		 2220 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
2221 skge_write16(hw, SK_REG(port, RX_GMF_CTRL_T), reg);
c5923081
SH		 2222 /*
2223 * because Pause Packet Truncation in GMAC is not working
2224 * we have to increase the Flush Threshold to 64 bytes
2225 * in order to flush pause packets in Rx FIFO on Yukon-1
2226 */
2227 skge_write16(hw, SK_REG(port, RX_GMF_FL_THR), RX_GMF_FL_THR_DEF+1);
baef58b1
SH		 2228
2229 /* Configure Tx MAC FIFO */
6b0c1480
SH		 2230 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
2231 skge_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
baef58b1
SH		 2232}
2233
355ec572
SH		 2234/* Go into power down mode */
2235static void yukon_suspend(struct skge_hw *hw, int port)
2236{
2237 u16 ctrl;
2238
2239 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
2240 ctrl |= PHY_M_PC_POL_R_DIS;
2241 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
2242
2243 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
2244 ctrl |= PHY_CT_RESET;
2245 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
2246
2247 /* switch IEEE compatible power down mode on */
2248 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
2249 ctrl |= PHY_CT_PDOWN;
2250 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
2251}
2252
baef58b1
SH		 2253static void yukon_stop(struct skge_port *skge)
2254{
2255 struct skge_hw *hw = skge->hw;
2256 int port = skge->port;
2257
46a60f2d
SH		 2258 skge_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
2259 yukon_reset(hw, port);
baef58b1 2260
6b0c1480
SH		 2261 gma_write16(hw, port, GM_GP_CTRL,
2262 gma_read16(hw, port, GM_GP_CTRL)
0eedf4ac 2263 & ~(GM_GPCR_TX_ENA|GM_GPCR_RX_ENA));
6b0c1480 2264 gma_read16(hw, port, GM_GP_CTRL);
baef58b1 2265
355ec572 2266 yukon_suspend(hw, port);
46a60f2d 2267
baef58b1 2268 /* set GPHY Control reset */
46a60f2d
SH		 2269 skge_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
2270 skge_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
baef58b1
SH		 2271}
2272
2273static void yukon_get_stats(struct skge_port *skge, u64 *data)
2274{
2275 struct skge_hw *hw = skge->hw;
2276 int port = skge->port;
2277 int i;
2278
6b0c1480
SH		 2279 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
2280 | gma_read32(hw, port, GM_TXO_OK_LO);
2281 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
2282 | gma_read32(hw, port, GM_RXO_OK_LO);
baef58b1
SH		 2283
2284 for (i = 2; i < ARRAY_SIZE(skge_stats); i++)
6b0c1480 2285 data[i] = gma_read32(hw, port,
baef58b1
SH		 2286 skge_stats[i].gma_offset);
2287}
2288
2289static void yukon_mac_intr(struct skge_hw *hw, int port)
2290{
7e676d91
SH		 2291 struct net_device *dev = hw->dev[port];
2292 struct skge_port *skge = netdev_priv(dev);
6b0c1480 2293 u8 status = skge_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
baef58b1 2294
7e676d91
SH		 2295 if (netif_msg_intr(skge))
2296 printk(KERN_DEBUG PFX "%s: mac interrupt status 0x%x\n",
2297 dev->name, status);
2298
baef58b1 2299 if (status & GM_IS_RX_FF_OR) {
da00772f 2300 ++dev->stats.rx_fifo_errors;
d8a09943 2301 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
baef58b1 2302 }
d8a09943 2303
baef58b1 2304 if (status & GM_IS_TX_FF_UR) {
da00772f 2305 ++dev->stats.tx_fifo_errors;
d8a09943 2306 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
baef58b1
SH		 2307 }
2308
2309}
2310
2311static u16 yukon_speed(const struct skge_hw *hw, u16 aux)
2312{
95566065 2313 switch (aux & PHY_M_PS_SPEED_MSK) {
baef58b1
SH		 2314 case PHY_M_PS_SPEED_1000:
2315 return SPEED_1000;
2316 case PHY_M_PS_SPEED_100:
2317 return SPEED_100;
2318 default:
2319 return SPEED_10;
2320 }
2321}
2322
2323static void yukon_link_up(struct skge_port *skge)
2324{
2325 struct skge_hw *hw = skge->hw;
2326 int port = skge->port;
2327 u16 reg;
2328
baef58b1 2329 /* Enable Transmit FIFO Underrun */
46a60f2d 2330 skge_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
baef58b1 2331
6b0c1480 2332 reg = gma_read16(hw, port, GM_GP_CTRL);
baef58b1
SH		 2333 if (skge->duplex == DUPLEX_FULL || skge->autoneg == AUTONEG_ENABLE)
2334 reg |= GM_GPCR_DUP_FULL;
2335
2336 /* enable Rx/Tx */
2337 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
6b0c1480 2338 gma_write16(hw, port, GM_GP_CTRL, reg);
baef58b1 2339
4cde06ed 2340 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_DEF_MSK);
baef58b1
SH		 2341 skge_link_up(skge);
2342}
2343
2344static void yukon_link_down(struct skge_port *skge)
2345{
2346 struct skge_hw *hw = skge->hw;
2347 int port = skge->port;
d8a09943 2348 u16 ctrl;
baef58b1 2349
d8a09943
SH		 2350 ctrl = gma_read16(hw, port, GM_GP_CTRL);
2351 ctrl &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
2352 gma_write16(hw, port, GM_GP_CTRL, ctrl);
baef58b1 2353
5d5c8e03
SH		 2354 if (skge->flow_status == FLOW_STAT_REM_SEND) {
2355 ctrl = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
2356 ctrl |= PHY_M_AN_ASP;
baef58b1 2357 /* restore Asymmetric Pause bit */
5d5c8e03 2358 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, ctrl);
baef58b1
SH		 2359 }
2360
baef58b1
SH		 2361 skge_link_down(skge);
2362
2363 yukon_init(hw, port);
2364}
2365
2366static void yukon_phy_intr(struct skge_port *skge)
2367{
2368 struct skge_hw *hw = skge->hw;
2369 int port = skge->port;
2370 const char *reason = NULL;
2371 u16 istatus, phystat;
2372
6b0c1480
SH		 2373 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2374 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
7e676d91
SH		 2375
2376 if (netif_msg_intr(skge))
2377 printk(KERN_DEBUG PFX "%s: phy interrupt status 0x%x 0x%x\n",
2378 skge->netdev->name, istatus, phystat);
baef58b1
SH		 2379
2380 if (istatus & PHY_M_IS_AN_COMPL) {
6b0c1480 2381 if (gm_phy_read(hw, port, PHY_MARV_AUNE_LP)
baef58b1
SH		 2382 & PHY_M_AN_RF) {
2383 reason = "remote fault";
2384 goto failed;
2385 }
2386
c506a509 2387 if (gm_phy_read(hw, port, PHY_MARV_1000T_STAT) & PHY_B_1000S_MSF) {
baef58b1
SH		 2388 reason = "master/slave fault";
2389 goto failed;
2390 }
2391
2392 if (!(phystat & PHY_M_PS_SPDUP_RES)) {
2393 reason = "speed/duplex";
2394 goto failed;
2395 }
2396
2397 skge->duplex = (phystat & PHY_M_PS_FULL_DUP)
2398 ? DUPLEX_FULL : DUPLEX_HALF;
2399 skge->speed = yukon_speed(hw, phystat);
2400
baef58b1
SH		 2401 /* We are using IEEE 802.3z/D5.0 Table 37-4 */
2402 switch (phystat & PHY_M_PS_PAUSE_MSK) {
2403 case PHY_M_PS_PAUSE_MSK:
5d5c8e03 2404 skge->flow_status = FLOW_STAT_SYMMETRIC;
baef58b1
SH		 2405 break;
2406 case PHY_M_PS_RX_P_EN:
5d5c8e03 2407 skge->flow_status = FLOW_STAT_REM_SEND;
baef58b1
SH		 2408 break;
2409 case PHY_M_PS_TX_P_EN:
5d5c8e03 2410 skge->flow_status = FLOW_STAT_LOC_SEND;
baef58b1
SH		 2411 break;
2412 default:
5d5c8e03 2413 skge->flow_status = FLOW_STAT_NONE;
baef58b1
SH		 2414 }
2415
5d5c8e03 2416 if (skge->flow_status == FLOW_STAT_NONE ||
baef58b1 2417 (skge->speed < SPEED_1000 && skge->duplex == DUPLEX_HALF))
6b0c1480 2418 skge_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
baef58b1 2419 else
6b0c1480 2420 skge_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
baef58b1
SH		 2421 yukon_link_up(skge);
2422 return;
2423 }
2424
2425 if (istatus & PHY_M_IS_LSP_CHANGE)
2426 skge->speed = yukon_speed(hw, phystat);
2427
2428 if (istatus & PHY_M_IS_DUP_CHANGE)
2429 skge->duplex = (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
2430 if (istatus & PHY_M_IS_LST_CHANGE) {
2431 if (phystat & PHY_M_PS_LINK_UP)
2432 yukon_link_up(skge);
2433 else
2434 yukon_link_down(skge);
2435 }
2436 return;
2437 failed:
2438 printk(KERN_ERR PFX "%s: autonegotiation failed (%s)\n",
2439 skge->netdev->name, reason);
2440
2441 /* XXX restart autonegotiation? */
2442}
2443
ee294dcd
SH		 2444static void skge_phy_reset(struct skge_port *skge)
2445{
2446 struct skge_hw *hw = skge->hw;
2447 int port = skge->port;
aae343d4 2448 struct net_device *dev = hw->dev[port];
ee294dcd
SH		 2449
2450 netif_stop_queue(skge->netdev);
2451 netif_carrier_off(skge->netdev);
2452
9cbe330f 2453 spin_lock_bh(&hw->phy_lock);
ee294dcd
SH		 2454 if (hw->chip_id == CHIP_ID_GENESIS) {
2455 genesis_reset(hw, port);
2456 genesis_mac_init(hw, port);
2457 } else {
2458 yukon_reset(hw, port);
2459 yukon_init(hw, port);
2460 }
9cbe330f 2461 spin_unlock_bh(&hw->phy_lock);
75814090
SH		 2462
2463 dev->set_multicast_list(dev);
ee294dcd
SH		 2464}
2465
2cd8e5d3
SH		 2466/* Basic MII support */
2467static int skge_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2468{
2469 struct mii_ioctl_data *data = if_mii(ifr);
2470 struct skge_port *skge = netdev_priv(dev);
2471 struct skge_hw *hw = skge->hw;
2472 int err = -EOPNOTSUPP;
2473
2474 if (!netif_running(dev))
2475 return -ENODEV; /* Phy still in reset */
2476
2477 switch(cmd) {
2478 case SIOCGMIIPHY:
2479 data->phy_id = hw->phy_addr;
2480
2481 /* fallthru */
2482 case SIOCGMIIREG: {
2483 u16 val = 0;
9cbe330f 2484 spin_lock_bh(&hw->phy_lock);
2cd8e5d3
SH		 2485 if (hw->chip_id == CHIP_ID_GENESIS)
2486 err = __xm_phy_read(hw, skge->port, data->reg_num & 0x1f, &val);
2487 else
2488 err = __gm_phy_read(hw, skge->port, data->reg_num & 0x1f, &val);
9cbe330f 2489 spin_unlock_bh(&hw->phy_lock);
2cd8e5d3
SH		 2490 data->val_out = val;
2491 break;
2492 }
2493
2494 case SIOCSMIIREG:
2495 if (!capable(CAP_NET_ADMIN))
2496 return -EPERM;
2497
9cbe330f 2498 spin_lock_bh(&hw->phy_lock);
2cd8e5d3
SH		 2499 if (hw->chip_id == CHIP_ID_GENESIS)
2500 err = xm_phy_write(hw, skge->port, data->reg_num & 0x1f,
2501 data->val_in);
2502 else
2503 err = gm_phy_write(hw, skge->port, data->reg_num & 0x1f,
2504 data->val_in);
9cbe330f 2505 spin_unlock_bh(&hw->phy_lock);
2cd8e5d3
SH		 2506 break;
2507 }
2508 return err;
2509}
2510
279e1dab 2511static void skge_ramset(struct skge_hw *hw, u16 q, u32 start, size_t len)
baef58b1
SH		 2512{
2513 u32 end;
2514
279e1dab
LT		 2515 start /= 8;
2516 len /= 8;
2517 end = start + len - 1;
baef58b1
SH		 2518
2519 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
2520 skge_write32(hw, RB_ADDR(q, RB_START), start);
2521 skge_write32(hw, RB_ADDR(q, RB_WP), start);
2522 skge_write32(hw, RB_ADDR(q, RB_RP), start);
279e1dab 2523 skge_write32(hw, RB_ADDR(q, RB_END), end);
baef58b1
SH		 2524
2525 if (q == Q_R1 || q == Q_R2) {
2526 /* Set thresholds on receive queue's */
279e1dab
LT		 2527 skge_write32(hw, RB_ADDR(q, RB_RX_UTPP),
2528 start + (2*len)/3);
2529 skge_write32(hw, RB_ADDR(q, RB_RX_LTPP),
2530 start + (len/3));
2531 } else {
2532 /* Enable store & forward on Tx queue's because
2533 * Tx FIFO is only 4K on Genesis and 1K on Yukon
2534 */
baef58b1 2535 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
279e1dab 2536 }
baef58b1
SH		 2537
2538 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
2539}
2540
2541/* Setup Bus Memory Interface */
2542static void skge_qset(struct skge_port *skge, u16 q,
2543 const struct skge_element *e)
2544{
2545 struct skge_hw *hw = skge->hw;
2546 u32 watermark = 0x600;
2547 u64 base = skge->dma + (e->desc - skge->mem);
2548
2549 /* optimization to reduce window on 32bit/33mhz */
2550 if ((skge_read16(hw, B0_CTST) & (CS_BUS_CLOCK | CS_BUS_SLOT_SZ)) == 0)
2551 watermark /= 2;
2552
2553 skge_write32(hw, Q_ADDR(q, Q_CSR), CSR_CLR_RESET);
2554 skge_write32(hw, Q_ADDR(q, Q_F), watermark);
2555 skge_write32(hw, Q_ADDR(q, Q_DA_H), (u32)(base >> 32));
2556 skge_write32(hw, Q_ADDR(q, Q_DA_L), (u32)base);
2557}
2558
2559static int skge_up(struct net_device *dev)
2560{
2561 struct skge_port *skge = netdev_priv(dev);
2562 struct skge_hw *hw = skge->hw;
2563 int port = skge->port;
279e1dab 2564 u32 chunk, ram_addr;
baef58b1
SH		 2565 size_t rx_size, tx_size;
2566 int err;
2567
fae87592
SH		 2568 if (!is_valid_ether_addr(dev->dev_addr))
2569 return -EINVAL;
2570
baef58b1
SH		 2571 if (netif_msg_ifup(skge))
2572 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
2573
19a33d4e 2574 if (dev->mtu > RX_BUF_SIZE)
901ccefb 2575 skge->rx_buf_size = dev->mtu + ETH_HLEN;
19a33d4e
SH		 2576 else
2577 skge->rx_buf_size = RX_BUF_SIZE;
2578
2579
baef58b1
SH		 2580 rx_size = skge->rx_ring.count * sizeof(struct skge_rx_desc);
2581 tx_size = skge->tx_ring.count * sizeof(struct skge_tx_desc);
2582 skge->mem_size = tx_size + rx_size;
2583 skge->mem = pci_alloc_consistent(hw->pdev, skge->mem_size, &skge->dma);
2584 if (!skge->mem)
2585 return -ENOMEM;
2586
c3da1447
SH		 2587 BUG_ON(skge->dma & 7);
2588
2589 if ((u64)skge->dma >> 32 != ((u64) skge->dma + skge->mem_size) >> 32) {
1479d13c 2590 dev_err(&hw->pdev->dev, "pci_alloc_consistent region crosses 4G boundary\n");
c3da1447
SH		 2591 err = -EINVAL;
2592 goto free_pci_mem;
2593 }
2594
baef58b1
SH		 2595 memset(skge->mem, 0, skge->mem_size);
2596
203babb6
SH		 2597 err = skge_ring_alloc(&skge->rx_ring, skge->mem, skge->dma);
2598 if (err)
baef58b1
SH		 2599 goto free_pci_mem;
2600
c54f9765 2601 err = skge_rx_fill(dev);
19a33d4e 2602 if (err)
baef58b1
SH		 2603 goto free_rx_ring;
2604
203babb6
SH		 2605 err = skge_ring_alloc(&skge->tx_ring, skge->mem + rx_size,
2606 skge->dma + rx_size);
2607 if (err)
baef58b1
SH		 2608 goto free_rx_ring;
2609
8f3f8193 2610 /* Initialize MAC */
9cbe330f 2611 spin_lock_bh(&hw->phy_lock);
baef58b1
SH		 2612 if (hw->chip_id == CHIP_ID_GENESIS)
2613 genesis_mac_init(hw, port);
2614 else
2615 yukon_mac_init(hw, port);
9cbe330f 2616 spin_unlock_bh(&hw->phy_lock);
baef58b1 2617
29816d9a
SH		 2618 /* Configure RAMbuffers - equally between ports and tx/rx */
2619 chunk = (hw->ram_size - hw->ram_offset) / (hw->ports * 2);
279e1dab 2620 ram_addr = hw->ram_offset + 2 * chunk * port;
baef58b1 2621
279e1dab 2622 skge_ramset(hw, rxqaddr[port], ram_addr, chunk);
7fb7ac24 2623 skge_qset(skge, rxqaddr[port], skge->rx_ring.to_clean);
279e1dab 2624
baef58b1 2625 BUG_ON(skge->tx_ring.to_use != skge->tx_ring.to_clean);
279e1dab 2626 skge_ramset(hw, txqaddr[port], ram_addr+chunk, chunk);
baef58b1
SH		 2627 skge_qset(skge, txqaddr[port], skge->tx_ring.to_use);
2628
2629 /* Start receiver BMU */
2630 wmb();
2631 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_START | CSR_IRQ_CL_F);
6abebb53 2632 skge_led(skge, LED_MODE_ON);
baef58b1 2633
4ebabfcb
SH		 2634 spin_lock_irq(&hw->hw_lock);
2635 hw->intr_mask |= portmask[port];
2636 skge_write32(hw, B0_IMSK, hw->intr_mask);
2637 spin_unlock_irq(&hw->hw_lock);
2638
bea3348e 2639 napi_enable(&skge->napi);
baef58b1
SH		 2640 return 0;
2641
2642 free_rx_ring:
2643 skge_rx_clean(skge);
2644 kfree(skge->rx_ring.start);
2645 free_pci_mem:
2646 pci_free_consistent(hw->pdev, skge->mem_size, skge->mem, skge->dma);
7731a4ea 2647 skge->mem = NULL;
baef58b1
SH		 2648
2649 return err;
2650}
2651
60b24b51
SH		 2652/* stop receiver */
2653static void skge_rx_stop(struct skge_hw *hw, int port)
2654{
2655 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_STOP);
2656 skge_write32(hw, RB_ADDR(port ? Q_R2 : Q_R1, RB_CTRL),
2657 RB_RST_SET|RB_DIS_OP_MD);
2658 skge_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_SET_RESET);
2659}
2660
baef58b1
SH		 2661static int skge_down(struct net_device *dev)
2662{
2663 struct skge_port *skge = netdev_priv(dev);
2664 struct skge_hw *hw = skge->hw;
2665 int port = skge->port;
2666
7731a4ea
SH		 2667 if (skge->mem == NULL)
2668 return 0;
2669
baef58b1
SH		 2670 if (netif_msg_ifdown(skge))
2671 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
2672
2673 netif_stop_queue(dev);
692412b3 2674
64f6b64d 2675 if (hw->chip_id == CHIP_ID_GENESIS && hw->phy_type == SK_PHY_XMAC)
9cbe330f 2676 del_timer_sync(&skge->link_timer);
baef58b1 2677
bea3348e 2678 napi_disable(&skge->napi);
692412b3 2679 netif_carrier_off(dev);
4ebabfcb
SH		 2680
2681 spin_lock_irq(&hw->hw_lock);
2682 hw->intr_mask &= ~portmask[port];
2683 skge_write32(hw, B0_IMSK, hw->intr_mask);
2684 spin_unlock_irq(&hw->hw_lock);
2685
46a60f2d
SH		 2686 skge_write8(skge->hw, SK_REG(skge->port, LNK_LED_REG), LED_OFF);
2687 if (hw->chip_id == CHIP_ID_GENESIS)
2688 genesis_stop(skge);
2689 else
2690 yukon_stop(skge);
2691
baef58b1
SH		 2692 /* Stop transmitter */
2693 skge_write8(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_STOP);
2694 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
2695 RB_RST_SET|RB_DIS_OP_MD);
2696
baef58b1
SH		 2697
2698 /* Disable Force Sync bit and Enable Alloc bit */
6b0c1480 2699 skge_write8(hw, SK_REG(port, TXA_CTRL),
baef58b1
SH		 2700 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
2701
2702 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
6b0c1480
SH		 2703 skge_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
2704 skge_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
baef58b1
SH		 2705
2706 /* Reset PCI FIFO */
2707 skge_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_SET_RESET);
2708 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
2709
2710 /* Reset the RAM Buffer async Tx queue */
2711 skge_write8(hw, RB_ADDR(port == 0 ? Q_XA1 : Q_XA2, RB_CTRL), RB_RST_SET);
60b24b51
SH		 2712
2713 skge_rx_stop(hw, port);
baef58b1
SH		 2714
2715 if (hw->chip_id == CHIP_ID_GENESIS) {
6b0c1480
SH		 2716 skge_write8(hw, SK_REG(port, TX_MFF_CTRL2), MFF_RST_SET);
2717 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_SET);
baef58b1 2718 } else {
6b0c1480
SH		 2719 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
2720 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
baef58b1
SH		 2721 }
2722
6abebb53 2723 skge_led(skge, LED_MODE_OFF);
baef58b1 2724
e3a1b99f 2725 netif_tx_lock_bh(dev);
513f533e 2726 skge_tx_clean(dev);
e3a1b99f
SH		 2727 netif_tx_unlock_bh(dev);
2728
baef58b1
SH		 2729 skge_rx_clean(skge);
2730
2731 kfree(skge->rx_ring.start);
2732 kfree(skge->tx_ring.start);
2733 pci_free_consistent(hw->pdev, skge->mem_size, skge->mem, skge->dma);
7731a4ea 2734 skge->mem = NULL;
baef58b1
SH		 2735 return 0;
2736}
2737
29b4e886
SH		 2738static inline int skge_avail(const struct skge_ring *ring)
2739{
992c9623 2740 smp_mb();
29b4e886
SH		 2741 return ((ring->to_clean > ring->to_use) ? 0 : ring->count)
2742 + (ring->to_clean - ring->to_use) - 1;
2743}
2744
baef58b1
SH		 2745static int skge_xmit_frame(struct sk_buff *skb, struct net_device *dev)
2746{
2747 struct skge_port *skge = netdev_priv(dev);
2748 struct skge_hw *hw = skge->hw;
baef58b1
SH		 2749 struct skge_element *e;
2750 struct skge_tx_desc *td;
2751 int i;
2752 u32 control, len;
2753 u64 map;
baef58b1 2754
5b057c6b 2755 if (skb_padto(skb, ETH_ZLEN))
baef58b1
SH		 2756 return NETDEV_TX_OK;
2757
513f533e 2758 if (unlikely(skge_avail(&skge->tx_ring) < skb_shinfo(skb)->nr_frags + 1))
baef58b1 2759 return NETDEV_TX_BUSY;
baef58b1 2760
7c442fa1 2761 e = skge->tx_ring.to_use;
baef58b1 2762 td = e->desc;
7c442fa1 2763 BUG_ON(td->control & BMU_OWN);
baef58b1
SH		 2764 e->skb = skb;
2765 len = skb_headlen(skb);
2766 map = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
2767 pci_unmap_addr_set(e, mapaddr, map);
2768 pci_unmap_len_set(e, maplen, len);
2769
2770 td->dma_lo = map;
2771 td->dma_hi = map >> 32;
2772
84fa7933 2773 if (skb->ip_summed == CHECKSUM_PARTIAL) {
ea2ae17d 2774 const int offset = skb_transport_offset(skb);
baef58b1
SH		 2775
2776 /* This seems backwards, but it is what the sk98lin
2777 * does. Looks like hardware is wrong?
2778 */
b0061ce4 2779 if (ipip_hdr(skb)->protocol == IPPROTO_UDP
981d0377 2780 && hw->chip_rev == 0 && hw->chip_id == CHIP_ID_YUKON)
baef58b1
SH		 2781 control = BMU_TCP_CHECK;
2782 else
2783 control = BMU_UDP_CHECK;
2784
2785 td->csum_offs = 0;
2786 td->csum_start = offset;
ff1dcadb 2787 td->csum_write = offset + skb->csum_offset;
baef58b1
SH		 2788 } else
2789 control = BMU_CHECK;
2790
2791 if (!skb_shinfo(skb)->nr_frags) /* single buffer i.e. no fragments */
2792 control |= BMU_EOF| BMU_IRQ_EOF;
2793 else {
2794 struct skge_tx_desc *tf = td;
2795
2796 control |= BMU_STFWD;
2797 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
2798 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2799
2800 map = pci_map_page(hw->pdev, frag->page, frag->page_offset,
2801 frag->size, PCI_DMA_TODEVICE);
2802
2803 e = e->next;
7c442fa1 2804 e->skb = skb;
baef58b1 2805 tf = e->desc;
7c442fa1
SH		 2806 BUG_ON(tf->control & BMU_OWN);
2807
baef58b1
SH		 2808 tf->dma_lo = map;
2809 tf->dma_hi = (u64) map >> 32;
2810 pci_unmap_addr_set(e, mapaddr, map);
2811 pci_unmap_len_set(e, maplen, frag->size);
2812
2813 tf->control = BMU_OWN | BMU_SW | control | frag->size;
2814 }
2815 tf->control |= BMU_EOF | BMU_IRQ_EOF;
2816 }
2817 /* Make sure all the descriptors written */
2818 wmb();
2819 td->control = BMU_OWN | BMU_SW | BMU_STF | control | len;
2820 wmb();
2821
2822 skge_write8(hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_START);
2823
7c442fa1 2824 if (unlikely(netif_msg_tx_queued(skge)))
0b2d7fea 2825 printk(KERN_DEBUG "%s: tx queued, slot %td, len %d\n",
7c442fa1 2826 dev->name, e - skge->tx_ring.start, skb->len);
baef58b1 2827
7c442fa1 2828 skge->tx_ring.to_use = e->next;
992c9623
SH		 2829 smp_wmb();
2830
9db96479 2831 if (skge_avail(&skge->tx_ring) <= TX_LOW_WATER) {
baef58b1
SH		 2832 pr_debug("%s: transmit queue full\n", dev->name);
2833 netif_stop_queue(dev);
2834 }
2835
c68ce71a
SH		 2836 dev->trans_start = jiffies;
2837
baef58b1
SH		 2838 return NETDEV_TX_OK;
2839}
2840
7c442fa1
SH		 2841
2842/* Free resources associated with this reing element */
2843static void skge_tx_free(struct skge_port *skge, struct skge_element *e,
2844 u32 control)
866b4f3e
SH		 2845{
2846 struct pci_dev *pdev = skge->hw->pdev;
866b4f3e 2847
7c442fa1
SH		 2848 /* skb header vs. fragment */
2849 if (control & BMU_STF)
866b4f3e 2850 pci_unmap_single(pdev, pci_unmap_addr(e, mapaddr),
7c442fa1
SH		 2851 pci_unmap_len(e, maplen),
2852 PCI_DMA_TODEVICE);
2853 else
2854 pci_unmap_page(pdev, pci_unmap_addr(e, mapaddr),
2855 pci_unmap_len(e, maplen),
2856 PCI_DMA_TODEVICE);
866b4f3e 2857
7c442fa1
SH		 2858 if (control & BMU_EOF) {
2859 if (unlikely(netif_msg_tx_done(skge)))
2860 printk(KERN_DEBUG PFX "%s: tx done slot %td\n",
2861 skge->netdev->name, e - skge->tx_ring.start);
866b4f3e 2862
513f533e 2863 dev_kfree_skb(e->skb);
baef58b1
SH		 2864 }
2865}
2866
7c442fa1 2867/* Free all buffers in transmit ring */
513f533e 2868static void skge_tx_clean(struct net_device *dev)
baef58b1 2869{
513f533e 2870 struct skge_port *skge = netdev_priv(dev);
7c442fa1 2871 struct skge_element *e;
baef58b1 2872
7c442fa1
SH		 2873 for (e = skge->tx_ring.to_clean; e != skge->tx_ring.to_use; e = e->next) {
2874 struct skge_tx_desc *td = e->desc;
2875 skge_tx_free(skge, e, td->control);
2876 td->control = 0;
2877 }
2878
2879 skge->tx_ring.to_clean = e;
513f533e 2880 netif_wake_queue(dev);
baef58b1
SH		 2881}
2882
2883static void skge_tx_timeout(struct net_device *dev)
2884{
2885 struct skge_port *skge = netdev_priv(dev);
2886
2887 if (netif_msg_timer(skge))
2888 printk(KERN_DEBUG PFX "%s: tx timeout\n", dev->name);
2889
2890 skge_write8(skge->hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_STOP);
513f533e 2891 skge_tx_clean(dev);
baef58b1
SH		 2892}
2893
2894static int skge_change_mtu(struct net_device *dev, int new_mtu)
2895{
60b24b51
SH		 2896 struct skge_port *skge = netdev_priv(dev);
2897 struct skge_hw *hw = skge->hw;
2898 int port = skge->port;
7731a4ea 2899 int err;
60b24b51 2900 u16 ctl, reg;
baef58b1 2901
95566065 2902 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
baef58b1
SH		 2903 return -EINVAL;
2904
7731a4ea
SH		 2905 if (!netif_running(dev)) {
2906 dev->mtu = new_mtu;
2907 return 0;
2908 }
2909
60b24b51
SH		 2910 skge_write32(hw, B0_IMSK, 0);
2911 dev->trans_start = jiffies; /* prevent tx timeout */
2912 netif_stop_queue(dev);
2913 napi_disable(&skge->napi);
2914
2915 ctl = gma_read16(hw, port, GM_GP_CTRL);
2916 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
2917
2918 skge_rx_clean(skge);
2919 skge_rx_stop(hw, port);
baef58b1 2920
19a33d4e 2921 dev->mtu = new_mtu;
7731a4ea 2922
60b24b51
SH		 2923 reg = GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2924 if (new_mtu > 1500)
2925 reg |= GM_SMOD_JUMBO_ENA;
2926 gma_write16(hw, port, GM_SERIAL_MODE, reg);
2927
2928 skge_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
2929
2930 err = skge_rx_fill(dev);
2931 wmb();
2932 if (!err)
2933 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_START | CSR_IRQ_CL_F);
2934 skge_write32(hw, B0_IMSK, hw->intr_mask);
2935
7731a4ea
SH		 2936 if (err)
2937 dev_close(dev);
60b24b51
SH		 2938 else {
2939 gma_write16(hw, port, GM_GP_CTRL, ctl);
2940
2941 napi_enable(&skge->napi);
2942 netif_wake_queue(dev);
2943 }
baef58b1
SH		 2944
2945 return err;
2946}
2947
c4cd29d2
SH		 2948static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
2949
2950static void genesis_add_filter(u8 filter[8], const u8 *addr)
2951{
2952 u32 crc, bit;
2953
2954 crc = ether_crc_le(ETH_ALEN, addr);
2955 bit = ~crc & 0x3f;
2956 filter[bit/8] |= 1 << (bit%8);
2957}
2958
baef58b1
SH		 2959static void genesis_set_multicast(struct net_device *dev)
2960{
2961 struct skge_port *skge = netdev_priv(dev);
2962 struct skge_hw *hw = skge->hw;
2963 int port = skge->port;
2964 int i, count = dev->mc_count;
2965 struct dev_mc_list *list = dev->mc_list;
2966 u32 mode;
2967 u8 filter[8];
2968
6b0c1480 2969 mode = xm_read32(hw, port, XM_MODE);
baef58b1
SH		 2970 mode |= XM_MD_ENA_HASH;
2971 if (dev->flags & IFF_PROMISC)
2972 mode |= XM_MD_ENA_PROM;
2973 else
2974 mode &= ~XM_MD_ENA_PROM;
2975
2976 if (dev->flags & IFF_ALLMULTI)
2977 memset(filter, 0xff, sizeof(filter));
2978 else {
2979 memset(filter, 0, sizeof(filter));
c4cd29d2
SH		 2980
2981 if (skge->flow_status == FLOW_STAT_REM_SEND
2982 || skge->flow_status == FLOW_STAT_SYMMETRIC)
2983 genesis_add_filter(filter, pause_mc_addr);
2984
2985 for (i = 0; list && i < count; i++, list = list->next)
2986 genesis_add_filter(filter, list->dmi_addr);
baef58b1
SH		 2987 }
2988
6b0c1480 2989 xm_write32(hw, port, XM_MODE, mode);
45bada65 2990 xm_outhash(hw, port, XM_HSM, filter);
baef58b1
SH		 2991}
2992
c4cd29d2
SH		 2993static void yukon_add_filter(u8 filter[8], const u8 *addr)
2994{
2995 u32 bit = ether_crc(ETH_ALEN, addr) & 0x3f;
2996 filter[bit/8] |= 1 << (bit%8);
2997}
2998
baef58b1
SH		 2999static void yukon_set_multicast(struct net_device *dev)
3000{
3001 struct skge_port *skge = netdev_priv(dev);
3002 struct skge_hw *hw = skge->hw;
3003 int port = skge->port;
3004 struct dev_mc_list *list = dev->mc_list;
c4cd29d2
SH		 3005 int rx_pause = (skge->flow_status == FLOW_STAT_REM_SEND
3006 || skge->flow_status == FLOW_STAT_SYMMETRIC);
baef58b1
SH		 3007 u16 reg;
3008 u8 filter[8];
3009
3010 memset(filter, 0, sizeof(filter));
3011
6b0c1480 3012 reg = gma_read16(hw, port, GM_RX_CTRL);
baef58b1
SH		 3013 reg |= GM_RXCR_UCF_ENA;
3014
8f3f8193 3015 if (dev->flags & IFF_PROMISC) /* promiscuous */
baef58b1
SH		 3016 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
3017 else if (dev->flags & IFF_ALLMULTI) /* all multicast */
3018 memset(filter, 0xff, sizeof(filter));
c4cd29d2 3019 else if (dev->mc_count == 0 && !rx_pause)/* no multicast */
baef58b1
SH		 3020 reg &= ~GM_RXCR_MCF_ENA;
3021 else {
3022 int i;
3023 reg |= GM_RXCR_MCF_ENA;
3024
c4cd29d2
SH		 3025 if (rx_pause)
3026 yukon_add_filter(filter, pause_mc_addr);
3027
3028 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3029 yukon_add_filter(filter, list->dmi_addr);
baef58b1
SH		 3030 }
3031
3032
6b0c1480 3033 gma_write16(hw, port, GM_MC_ADDR_H1,
baef58b1 3034 (u16)filter[0] | ((u16)filter[1] << 8));
6b0c1480 3035 gma_write16(hw, port, GM_MC_ADDR_H2,
baef58b1 3036 (u16)filter[2] | ((u16)filter[3] << 8));
6b0c1480 3037 gma_write16(hw, port, GM_MC_ADDR_H3,
baef58b1 3038 (u16)filter[4] | ((u16)filter[5] << 8));
6b0c1480 3039 gma_write16(hw, port, GM_MC_ADDR_H4,
baef58b1
SH		 3040 (u16)filter[6] | ((u16)filter[7] << 8));
3041
6b0c1480 3042 gma_write16(hw, port, GM_RX_CTRL, reg);
baef58b1
SH		 3043}
3044
383181ac
SH		 3045static inline u16 phy_length(const struct skge_hw *hw, u32 status)
3046{
3047 if (hw->chip_id == CHIP_ID_GENESIS)
3048 return status >> XMR_FS_LEN_SHIFT;
3049 else
3050 return status >> GMR_FS_LEN_SHIFT;
3051}
3052
baef58b1
SH		 3053static inline int bad_phy_status(const struct skge_hw *hw, u32 status)
3054{
3055 if (hw->chip_id == CHIP_ID_GENESIS)
3056 return (status & (XMR_FS_ERR | XMR_FS_2L_VLAN)) != 0;
3057 else
3058 return (status & GMR_FS_ANY_ERR) ||
3059 (status & GMR_FS_RX_OK) == 0;
3060}
3061
19a33d4e
SH		 3062
3063/* Get receive buffer from descriptor.
3064 * Handles copy of small buffers and reallocation failures
3065 */
c54f9765
SH		 3066static struct sk_buff *skge_rx_get(struct net_device *dev,
3067 struct skge_element *e,
3068 u32 control, u32 status, u16 csum)
19a33d4e 3069{
c54f9765 3070 struct skge_port *skge = netdev_priv(dev);
383181ac
SH		 3071 struct sk_buff *skb;
3072 u16 len = control & BMU_BBC;
3073
3074 if (unlikely(netif_msg_rx_status(skge)))
3075 printk(KERN_DEBUG PFX "%s: rx slot %td status 0x%x len %d\n",
c54f9765 3076 dev->name, e - skge->rx_ring.start,
383181ac
SH		 3077 status, len);
3078
3079 if (len > skge->rx_buf_size)
3080 goto error;
3081
3082 if ((control & (BMU_EOF|BMU_STF)) != (BMU_STF|BMU_EOF))
3083 goto error;
3084
3085 if (bad_phy_status(skge->hw, status))
3086 goto error;
3087
3088 if (phy_length(skge->hw, status) != len)
3089 goto error;
19a33d4e
SH		 3090
3091 if (len < RX_COPY_THRESHOLD) {
c54f9765 3092 skb = netdev_alloc_skb(dev, len + 2);
383181ac
SH		 3093 if (!skb)
3094 goto resubmit;
19a33d4e 3095
383181ac 3096 skb_reserve(skb, 2);
19a33d4e
SH		 3097 pci_dma_sync_single_for_cpu(skge->hw->pdev,
3098 pci_unmap_addr(e, mapaddr),
3099 len, PCI_DMA_FROMDEVICE);
d626f62b 3100 skb_copy_from_linear_data(e->skb, skb->data, len);
19a33d4e
SH		 3101 pci_dma_sync_single_for_device(skge->hw->pdev,
3102 pci_unmap_addr(e, mapaddr),
3103 len, PCI_DMA_FROMDEVICE);
19a33d4e 3104 skge_rx_reuse(e, skge->rx_buf_size);
19a33d4e 3105 } else {
383181ac 3106 struct sk_buff *nskb;
c54f9765 3107 nskb = netdev_alloc_skb(dev, skge->rx_buf_size + NET_IP_ALIGN);
383181ac
SH		 3108 if (!nskb)
3109 goto resubmit;
19a33d4e 3110
901ccefb 3111 skb_reserve(nskb, NET_IP_ALIGN);
19a33d4e
SH		 3112 pci_unmap_single(skge->hw->pdev,
3113 pci_unmap_addr(e, mapaddr),
3114 pci_unmap_len(e, maplen),
3115 PCI_DMA_FROMDEVICE);
3116 skb = e->skb;
383181ac 3117 prefetch(skb->data);
19a33d4e 3118 skge_rx_setup(skge, e, nskb, skge->rx_buf_size);
baef58b1 3119 }
383181ac
SH		 3120
3121 skb_put(skb, len);
383181ac
SH		 3122 if (skge->rx_csum) {
3123 skb->csum = csum;
84fa7933 3124 skb->ip_summed = CHECKSUM_COMPLETE;
383181ac
SH		 3125 }
3126
c54f9765 3127 skb->protocol = eth_type_trans(skb, dev);
383181ac
SH		 3128
3129 return skb;
3130error:
3131
3132 if (netif_msg_rx_err(skge))
3133 printk(KERN_DEBUG PFX "%s: rx err, slot %td control 0x%x status 0x%x\n",
c54f9765 3134 dev->name, e - skge->rx_ring.start,
383181ac
SH		 3135 control, status);
3136
3137 if (skge->hw->chip_id == CHIP_ID_GENESIS) {
3138 if (status & (XMR_FS_RUNT|XMR_FS_LNG_ERR))
da00772f 3139 dev->stats.rx_length_errors++;
383181ac 3140 if (status & XMR_FS_FRA_ERR)
da00772f 3141 dev->stats.rx_frame_errors++;
383181ac 3142 if (status & XMR_FS_FCS_ERR)
da00772f 3143 dev->stats.rx_crc_errors++;
383181ac
SH		 3144 } else {
3145 if (status & (GMR_FS_LONG_ERR|GMR_FS_UN_SIZE))
da00772f 3146 dev->stats.rx_length_errors++;
383181ac 3147 if (status & GMR_FS_FRAGMENT)
da00772f 3148 dev->stats.rx_frame_errors++;
383181ac 3149 if (status & GMR_FS_CRC_ERR)
da00772f 3150 dev->stats.rx_crc_errors++;
383181ac
SH		 3151 }
3152
3153resubmit:
3154 skge_rx_reuse(e, skge->rx_buf_size);
3155 return NULL;
baef58b1
SH		 3156}
3157
7c442fa1 3158/* Free all buffers in Tx ring which are no longer owned by device */
513f533e 3159static void skge_tx_done(struct net_device *dev)
00a6cae2 3160{
7c442fa1 3161 struct skge_port *skge = netdev_priv(dev);
00a6cae2 3162 struct skge_ring *ring = &skge->tx_ring;
7c442fa1
SH		 3163 struct skge_element *e;
3164
513f533e 3165 skge_write8(skge->hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_IRQ_CL_F);
00a6cae2 3166
866b4f3e 3167 for (e = ring->to_clean; e != ring->to_use; e = e->next) {
992c9623 3168 u32 control = ((const struct skge_tx_desc *) e->desc)->control;
00a6cae2 3169
992c9623 3170 if (control & BMU_OWN)
00a6cae2
SH		 3171 break;
3172
992c9623 3173 skge_tx_free(skge, e, control);
00a6cae2 3174 }
7c442fa1 3175 skge->tx_ring.to_clean = e;
866b4f3e 3176
992c9623
SH		 3177 /* Can run lockless until we need to synchronize to restart queue. */
3178 smp_mb();
3179
3180 if (unlikely(netif_queue_stopped(dev) &&
3181 skge_avail(&skge->tx_ring) > TX_LOW_WATER)) {
3182 netif_tx_lock(dev);
3183 if (unlikely(netif_queue_stopped(dev) &&
3184 skge_avail(&skge->tx_ring) > TX_LOW_WATER)) {
3185 netif_wake_queue(dev);
00a6cae2 3186
992c9623
SH		 3187 }
3188 netif_tx_unlock(dev);
3189 }
00a6cae2 3190}
19a33d4e 3191
bea3348e 3192static int skge_poll(struct napi_struct *napi, int to_do)
baef58b1 3193{
bea3348e
SH		 3194 struct skge_port *skge = container_of(napi, struct skge_port, napi);
3195 struct net_device *dev = skge->netdev;
baef58b1
SH		 3196 struct skge_hw *hw = skge->hw;
3197 struct skge_ring *ring = &skge->rx_ring;
3198 struct skge_element *e;
00a6cae2
SH		 3199 int work_done = 0;
3200
513f533e
SH		 3201 skge_tx_done(dev);
3202
3203 skge_write8(hw, Q_ADDR(rxqaddr[skge->port], Q_CSR), CSR_IRQ_CL_F);
3204
1631aef1 3205 for (e = ring->to_clean; prefetch(e->next), work_done < to_do; e = e->next) {
baef58b1 3206 struct skge_rx_desc *rd = e->desc;
19a33d4e 3207 struct sk_buff *skb;
383181ac 3208 u32 control;
baef58b1
SH		 3209
3210 rmb();
3211 control = rd->control;
3212 if (control & BMU_OWN)
3213 break;
3214
c54f9765 3215 skb = skge_rx_get(dev, e, control, rd->status, rd->csum2);
19a33d4e 3216 if (likely(skb)) {
19a33d4e
SH		 3217 dev->last_rx = jiffies;
3218 netif_receive_skb(skb);
baef58b1 3219
19a33d4e 3220 ++work_done;
5a011447 3221 }
baef58b1
SH		 3222 }
3223 ring->to_clean = e;
3224
baef58b1
SH		 3225 /* restart receiver */
3226 wmb();
a9cdab86 3227 skge_write8(hw, Q_ADDR(rxqaddr[skge->port], Q_CSR), CSR_START);
baef58b1 3228
bea3348e
SH		 3229 if (work_done < to_do) {
3230 spin_lock_irq(&hw->hw_lock);
3231 __netif_rx_complete(dev, napi);
3232 hw->intr_mask |= napimask[skge->port];
3233 skge_write32(hw, B0_IMSK, hw->intr_mask);
3234 skge_read32(hw, B0_IMSK);
3235 spin_unlock_irq(&hw->hw_lock);
3236 }
1631aef1 3237
bea3348e 3238 return work_done;
baef58b1
SH		 3239}
3240
f6620cab
SH		 3241/* Parity errors seem to happen when Genesis is connected to a switch
3242 * with no other ports present. Heartbeat error??
3243 */
baef58b1
SH		 3244static void skge_mac_parity(struct skge_hw *hw, int port)
3245{
f6620cab
SH		 3246 struct net_device *dev = hw->dev[port];
3247
da00772f 3248 ++dev->stats.tx_heartbeat_errors;
baef58b1
SH		 3249
3250 if (hw->chip_id == CHIP_ID_GENESIS)
6b0c1480 3251 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1),
baef58b1
SH		 3252 MFF_CLR_PERR);
3253 else
3254 /* HW-Bug #8: cleared by GMF_CLI_TX_FC instead of GMF_CLI_TX_PE */
6b0c1480 3255 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T),
981d0377 3256 (hw->chip_id == CHIP_ID_YUKON && hw->chip_rev == 0)
baef58b1
SH		 3257 ? GMF_CLI_TX_FC : GMF_CLI_TX_PE);
3258}
3259
baef58b1
SH		 3260static void skge_mac_intr(struct skge_hw *hw, int port)
3261{
95566065 3262 if (hw->chip_id == CHIP_ID_GENESIS)
baef58b1
SH		 3263 genesis_mac_intr(hw, port);
3264 else
3265 yukon_mac_intr(hw, port);
3266}
3267
3268/* Handle device specific framing and timeout interrupts */
3269static void skge_error_irq(struct skge_hw *hw)
3270{
1479d13c 3271 struct pci_dev *pdev = hw->pdev;
baef58b1
SH		 3272 u32 hwstatus = skge_read32(hw, B0_HWE_ISRC);
3273
3274 if (hw->chip_id == CHIP_ID_GENESIS) {
3275 /* clear xmac errors */
3276 if (hwstatus & (IS_NO_STAT_M1|IS_NO_TIST_M1))
46a60f2d 3277 skge_write16(hw, RX_MFF_CTRL1, MFF_CLR_INSTAT);
baef58b1 3278 if (hwstatus & (IS_NO_STAT_M2|IS_NO_TIST_M2))
46a60f2d 3279 skge_write16(hw, RX_MFF_CTRL2, MFF_CLR_INSTAT);
baef58b1
SH		 3280 } else {
3281 /* Timestamp (unused) overflow */
3282 if (hwstatus & IS_IRQ_TIST_OV)
3283 skge_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
baef58b1
SH		 3284 }
3285
3286 if (hwstatus & IS_RAM_RD_PAR) {
1479d13c 3287 dev_err(&pdev->dev, "Ram read data parity error\n");
baef58b1
SH		 3288 skge_write16(hw, B3_RI_CTRL, RI_CLR_RD_PERR);
3289 }
3290
3291 if (hwstatus & IS_RAM_WR_PAR) {
1479d13c 3292 dev_err(&pdev->dev, "Ram write data parity error\n");
baef58b1
SH		 3293 skge_write16(hw, B3_RI_CTRL, RI_CLR_WR_PERR);
3294 }
3295
3296 if (hwstatus & IS_M1_PAR_ERR)
3297 skge_mac_parity(hw, 0);
3298
3299 if (hwstatus & IS_M2_PAR_ERR)
3300 skge_mac_parity(hw, 1);
3301
b9d64acc 3302 if (hwstatus & IS_R1_PAR_ERR) {
1479d13c
SH		 3303 dev_err(&pdev->dev, "%s: receive queue parity error\n",
3304 hw->dev[0]->name);
baef58b1 3305 skge_write32(hw, B0_R1_CSR, CSR_IRQ_CL_P);
b9d64acc 3306 }
baef58b1 3307
b9d64acc 3308 if (hwstatus & IS_R2_PAR_ERR) {
1479d13c
SH		 3309 dev_err(&pdev->dev, "%s: receive queue parity error\n",
3310 hw->dev[1]->name);
baef58b1 3311 skge_write32(hw, B0_R2_CSR, CSR_IRQ_CL_P);
b9d64acc 3312 }
baef58b1
SH		 3313
3314 if (hwstatus & (IS_IRQ_MST_ERR|IS_IRQ_STAT)) {
b9d64acc
SH		 3315 u16 pci_status, pci_cmd;
3316
1479d13c
SH		 3317 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
3318 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
baef58b1 3319
1479d13c
SH		 3320 dev_err(&pdev->dev, "PCI error cmd=%#x status=%#x\n",
3321 pci_cmd, pci_status);
b9d64acc
SH		 3322
3323 /* Write the error bits back to clear them. */
3324 pci_status &= PCI_STATUS_ERROR_BITS;
3325 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
1479d13c 3326 pci_write_config_word(pdev, PCI_COMMAND,
b9d64acc 3327 pci_cmd | PCI_COMMAND_SERR | PCI_COMMAND_PARITY);
1479d13c 3328 pci_write_config_word(pdev, PCI_STATUS, pci_status);
b9d64acc 3329 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
baef58b1 3330
050ec18a 3331 /* if error still set then just ignore it */
baef58b1
SH		 3332 hwstatus = skge_read32(hw, B0_HWE_ISRC);
3333 if (hwstatus & IS_IRQ_STAT) {
1479d13c 3334 dev_warn(&hw->pdev->dev, "unable to clear error (so ignoring them)\n");
baef58b1
SH		 3335 hw->intr_mask &= ~IS_HW_ERR;
3336 }
3337 }
3338}
3339
3340/*
9cbe330f 3341 * Interrupt from PHY are handled in tasklet (softirq)
baef58b1
SH		 3342 * because accessing phy registers requires spin wait which might
3343 * cause excess interrupt latency.
3344 */
9cbe330f 3345static void skge_extirq(unsigned long arg)
baef58b1 3346{
9cbe330f 3347 struct skge_hw *hw = (struct skge_hw *) arg;
baef58b1
SH		 3348 int port;
3349
cfc3ed79 3350 for (port = 0; port < hw->ports; port++) {
baef58b1
SH		 3351 struct net_device *dev = hw->dev[port];
3352
cfc3ed79 3353 if (netif_running(dev)) {
9cbe330f
SH		 3354 struct skge_port *skge = netdev_priv(dev);
3355
3356 spin_lock(&hw->phy_lock);
baef58b1
SH		 3357 if (hw->chip_id != CHIP_ID_GENESIS)
3358 yukon_phy_intr(skge);
64f6b64d 3359 else if (hw->phy_type == SK_PHY_BCOM)
45bada65 3360 bcom_phy_intr(skge);
9cbe330f 3361 spin_unlock(&hw->phy_lock);
baef58b1
SH		 3362 }
3363 }
baef58b1 3364
7c442fa1 3365 spin_lock_irq(&hw->hw_lock);
baef58b1
SH		 3366 hw->intr_mask |= IS_EXT_REG;
3367 skge_write32(hw, B0_IMSK, hw->intr_mask);
78bc2186 3368 skge_read32(hw, B0_IMSK);
7c442fa1 3369 spin_unlock_irq(&hw->hw_lock);
baef58b1
SH		 3370}
3371
7d12e780 3372static irqreturn_t skge_intr(int irq, void *dev_id)
baef58b1
SH		 3373{
3374 struct skge_hw *hw = dev_id;
cfc3ed79 3375 u32 status;
29365c90 3376 int handled = 0;
baef58b1 3377
29365c90 3378 spin_lock(&hw->hw_lock);
cfc3ed79
SH		 3379 /* Reading this register masks IRQ */
3380 status = skge_read32(hw, B0_SP_ISRC);
0486a8c8 3381 if (status == 0 || status == ~0)
29365c90 3382 goto out;
baef58b1 3383
29365c90 3384 handled = 1;
7c442fa1 3385 status &= hw->intr_mask;
cfc3ed79
SH		 3386 if (status & IS_EXT_REG) {
3387 hw->intr_mask &= ~IS_EXT_REG;
9cbe330f 3388 tasklet_schedule(&hw->phy_task);
cfc3ed79
SH		 3389 }
3390
513f533e 3391 if (status & (IS_XA1_F|IS_R1_F)) {
bea3348e 3392 struct skge_port *skge = netdev_priv(hw->dev[0]);
513f533e 3393 hw->intr_mask &= ~(IS_XA1_F|IS_R1_F);
bea3348e 3394 netif_rx_schedule(hw->dev[0], &skge->napi);
baef58b1
SH		 3395 }
3396
7c442fa1
SH		 3397 if (status & IS_PA_TO_TX1)
3398 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_TX1);
cfc3ed79 3399
d25f5a67 3400 if (status & IS_PA_TO_RX1) {
da00772f 3401 ++hw->dev[0]->stats.rx_over_errors;
7c442fa1 3402 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_RX1);
d25f5a67
SH		 3403 }
3404
d25f5a67 3405
baef58b1
SH		 3406 if (status & IS_MAC1)
3407 skge_mac_intr(hw, 0);
95566065 3408
7c442fa1 3409 if (hw->dev[1]) {
bea3348e
SH		 3410 struct skge_port *skge = netdev_priv(hw->dev[1]);
3411
513f533e
SH		 3412 if (status & (IS_XA2_F|IS_R2_F)) {
3413 hw->intr_mask &= ~(IS_XA2_F|IS_R2_F);
bea3348e 3414 netif_rx_schedule(hw->dev[1], &skge->napi);
7c442fa1
SH		 3415 }
3416
3417 if (status & IS_PA_TO_RX2) {
da00772f 3418 ++hw->dev[1]->stats.rx_over_errors;
7c442fa1
SH		 3419 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_RX2);
3420 }
3421
3422 if (status & IS_PA_TO_TX2)
3423 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_TX2);
3424
3425 if (status & IS_MAC2)
3426 skge_mac_intr(hw, 1);
3427 }
baef58b1
SH		 3428
3429 if (status & IS_HW_ERR)
3430 skge_error_irq(hw);
3431
7e676d91 3432 skge_write32(hw, B0_IMSK, hw->intr_mask);
78bc2186 3433 skge_read32(hw, B0_IMSK);
29365c90 3434out:
7c442fa1 3435 spin_unlock(&hw->hw_lock);
baef58b1 3436
29365c90 3437 return IRQ_RETVAL(handled);
baef58b1
SH		 3438}
3439
3440#ifdef CONFIG_NET_POLL_CONTROLLER
3441static void skge_netpoll(struct net_device *dev)
3442{
3443 struct skge_port *skge = netdev_priv(dev);
3444
3445 disable_irq(dev->irq);
7d12e780 3446 skge_intr(dev->irq, skge->hw);
baef58b1
SH		 3447 enable_irq(dev->irq);
3448}
3449#endif
3450
3451static int skge_set_mac_address(struct net_device *dev, void *p)
3452{
3453 struct skge_port *skge = netdev_priv(dev);
c2681dd8
SH		 3454 struct skge_hw *hw = skge->hw;
3455 unsigned port = skge->port;
3456 const struct sockaddr *addr = p;
2eb3e621 3457 u16 ctrl;
baef58b1
SH		 3458
3459 if (!is_valid_ether_addr(addr->sa_data))
3460 return -EADDRNOTAVAIL;
3461
baef58b1 3462 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
c2681dd8 3463
9cbe330f
SH		 3464 if (!netif_running(dev)) {
3465 memcpy_toio(hw->regs + B2_MAC_1 + port*8, dev->dev_addr, ETH_ALEN);
3466 memcpy_toio(hw->regs + B2_MAC_2 + port*8, dev->dev_addr, ETH_ALEN);
3467 } else {
3468 /* disable Rx */
3469 spin_lock_bh(&hw->phy_lock);
3470 ctrl = gma_read16(hw, port, GM_GP_CTRL);
3471 gma_write16(hw, port, GM_GP_CTRL, ctrl & ~GM_GPCR_RX_ENA);
2eb3e621 3472
9cbe330f
SH		 3473 memcpy_toio(hw->regs + B2_MAC_1 + port*8, dev->dev_addr, ETH_ALEN);
3474 memcpy_toio(hw->regs + B2_MAC_2 + port*8, dev->dev_addr, ETH_ALEN);
2eb3e621 3475
2eb3e621
SH		 3476 if (hw->chip_id == CHIP_ID_GENESIS)
3477 xm_outaddr(hw, port, XM_SA, dev->dev_addr);
3478 else {
3479 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
3480 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3481 }
2eb3e621 3482
9cbe330f
SH		 3483 gma_write16(hw, port, GM_GP_CTRL, ctrl);
3484 spin_unlock_bh(&hw->phy_lock);
3485 }
c2681dd8
SH		 3486
3487 return 0;
baef58b1
SH		 3488}
3489
3490static const struct {
3491 u8 id;
3492 const char *name;
3493} skge_chips[] = {
3494 { CHIP_ID_GENESIS, "Genesis" },
3495 { CHIP_ID_YUKON, "Yukon" },
3496 { CHIP_ID_YUKON_LITE, "Yukon-Lite"},
3497 { CHIP_ID_YUKON_LP, "Yukon-LP"},
baef58b1
SH		 3498};
3499
3500static const char *skge_board_name(const struct skge_hw *hw)
3501{
3502 int i;
3503 static char buf[16];
3504
3505 for (i = 0; i < ARRAY_SIZE(skge_chips); i++)
3506 if (skge_chips[i].id == hw->chip_id)
3507 return skge_chips[i].name;
3508
3509 snprintf(buf, sizeof buf, "chipid 0x%x", hw->chip_id);
3510 return buf;
3511}
3512
3513
3514/*
3515 * Setup the board data structure, but don't bring up
3516 * the port(s)
3517 */
3518static int skge_reset(struct skge_hw *hw)
3519{
adba9e23 3520 u32 reg;
b9d64acc 3521 u16 ctst, pci_status;
64f6b64d 3522 u8 t8, mac_cfg, pmd_type;
981d0377 3523 int i;
baef58b1
SH		 3524
3525 ctst = skge_read16(hw, B0_CTST);
3526
3527 /* do a SW reset */
3528 skge_write8(hw, B0_CTST, CS_RST_SET);
3529 skge_write8(hw, B0_CTST, CS_RST_CLR);
3530
3531 /* clear PCI errors, if any */
b9d64acc
SH		 3532 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
3533 skge_write8(hw, B2_TST_CTRL2, 0);
baef58b1 3534
b9d64acc
SH		 3535 pci_read_config_word(hw->pdev, PCI_STATUS, &pci_status);
3536 pci_write_config_word(hw->pdev, PCI_STATUS,
3537 pci_status | PCI_STATUS_ERROR_BITS);
3538 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
baef58b1
SH		 3539 skge_write8(hw, B0_CTST, CS_MRST_CLR);
3540
3541 /* restore CLK_RUN bits (for Yukon-Lite) */
3542 skge_write16(hw, B0_CTST,
3543 ctst & (CS_CLK_RUN_HOT|CS_CLK_RUN_RST|CS_CLK_RUN_ENA));
3544
3545 hw->chip_id = skge_read8(hw, B2_CHIP_ID);
64f6b64d 3546 hw->phy_type = skge_read8(hw, B2_E_1) & 0xf;
5e1705dd
SH		 3547 pmd_type = skge_read8(hw, B2_PMD_TYP);
3548 hw->copper = (pmd_type == 'T' || pmd_type == '1');
baef58b1 3549
95566065 3550 switch (hw->chip_id) {
baef58b1 3551 case CHIP_ID_GENESIS:
64f6b64d
SH		 3552 switch (hw->phy_type) {
3553 case SK_PHY_XMAC:
3554 hw->phy_addr = PHY_ADDR_XMAC;
3555 break;
baef58b1
SH		 3556 case SK_PHY_BCOM:
3557 hw->phy_addr = PHY_ADDR_BCOM;
3558 break;
3559 default:
1479d13c
SH		 3560 dev_err(&hw->pdev->dev, "unsupported phy type 0x%x\n",
3561 hw->phy_type);
baef58b1
SH		 3562 return -EOPNOTSUPP;
3563 }
3564 break;
3565
3566 case CHIP_ID_YUKON:
3567 case CHIP_ID_YUKON_LITE:
3568 case CHIP_ID_YUKON_LP:
64f6b64d 3569 if (hw->phy_type < SK_PHY_MARV_COPPER && pmd_type != 'S')
5e1705dd 3570 hw->copper = 1;
baef58b1
SH		 3571
3572 hw->phy_addr = PHY_ADDR_MARV;
baef58b1
SH		 3573 break;
3574
3575 default:
1479d13c
SH		 3576 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
3577 hw->chip_id);
baef58b1
SH		 3578 return -EOPNOTSUPP;
3579 }
3580
981d0377
SH		 3581 mac_cfg = skge_read8(hw, B2_MAC_CFG);
3582 hw->ports = (mac_cfg & CFG_SNG_MAC) ? 1 : 2;
3583 hw->chip_rev = (mac_cfg & CFG_CHIP_R_MSK) >> 4;
baef58b1
SH		 3584
3585 /* read the adapters RAM size */
3586 t8 = skge_read8(hw, B2_E_0);
3587 if (hw->chip_id == CHIP_ID_GENESIS) {
3588 if (t8 == 3) {
3589 /* special case: 4 x 64k x 36, offset = 0x80000 */
279e1dab
LT		 3590 hw->ram_size = 0x100000;
3591 hw->ram_offset = 0x80000;
baef58b1
SH		 3592 } else
3593 hw->ram_size = t8 * 512;
279e1dab
LT		 3594 }
3595 else if (t8 == 0)
3596 hw->ram_size = 0x20000;
3597 else
3598 hw->ram_size = t8 * 4096;
baef58b1 3599
4ebabfcb 3600 hw->intr_mask = IS_HW_ERR;
cfc3ed79 3601
4ebabfcb 3602 /* Use PHY IRQ for all but fiber based Genesis board */
64f6b64d
SH		 3603 if (!(hw->chip_id == CHIP_ID_GENESIS && hw->phy_type == SK_PHY_XMAC))
3604 hw->intr_mask |= IS_EXT_REG;
3605
baef58b1
SH		 3606 if (hw->chip_id == CHIP_ID_GENESIS)
3607 genesis_init(hw);
3608 else {
3609 /* switch power to VCC (WA for VAUX problem) */
3610 skge_write8(hw, B0_POWER_CTRL,
3611 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
adba9e23 3612
050ec18a
SH		 3613 /* avoid boards with stuck Hardware error bits */
3614 if ((skge_read32(hw, B0_ISRC) & IS_HW_ERR) &&
3615 (skge_read32(hw, B0_HWE_ISRC) & IS_IRQ_SENSOR)) {
1479d13c 3616 dev_warn(&hw->pdev->dev, "stuck hardware sensor bit\n");
050ec18a
SH		 3617 hw->intr_mask &= ~IS_HW_ERR;
3618 }
3619
adba9e23
SH		 3620 /* Clear PHY COMA */
3621 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
3622 pci_read_config_dword(hw->pdev, PCI_DEV_REG1, &reg);
3623 reg &= ~PCI_PHY_COMA;
3624 pci_write_config_dword(hw->pdev, PCI_DEV_REG1, reg);
3625 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
3626
3627
981d0377 3628 for (i = 0; i < hw->ports; i++) {
6b0c1480
SH		 3629 skge_write16(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
3630 skge_write16(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
baef58b1
SH		 3631 }
3632 }
3633
3634 /* turn off hardware timer (unused) */
3635 skge_write8(hw, B2_TI_CTRL, TIM_STOP);
3636 skge_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
3637 skge_write8(hw, B0_LED, LED_STAT_ON);
3638
3639 /* enable the Tx Arbiters */
981d0377 3640 for (i = 0; i < hw->ports; i++)
6b0c1480 3641 skge_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
baef58b1
SH		 3642
3643 /* Initialize ram interface */
3644 skge_write16(hw, B3_RI_CTRL, RI_RST_CLR);
3645
3646 skge_write8(hw, B3_RI_WTO_R1, SK_RI_TO_53);
3647 skge_write8(hw, B3_RI_WTO_XA1, SK_RI_TO_53);
3648 skge_write8(hw, B3_RI_WTO_XS1, SK_RI_TO_53);
3649 skge_write8(hw, B3_RI_RTO_R1, SK_RI_TO_53);
3650 skge_write8(hw, B3_RI_RTO_XA1, SK_RI_TO_53);
3651 skge_write8(hw, B3_RI_RTO_XS1, SK_RI_TO_53);
3652 skge_write8(hw, B3_RI_WTO_R2, SK_RI_TO_53);
3653 skge_write8(hw, B3_RI_WTO_XA2, SK_RI_TO_53);
3654 skge_write8(hw, B3_RI_WTO_XS2, SK_RI_TO_53);
3655 skge_write8(hw, B3_RI_RTO_R2, SK_RI_TO_53);
3656 skge_write8(hw, B3_RI_RTO_XA2, SK_RI_TO_53);
3657 skge_write8(hw, B3_RI_RTO_XS2, SK_RI_TO_53);
3658
3659 skge_write32(hw, B0_HWE_IMSK, IS_ERR_MSK);
3660
3661 /* Set interrupt moderation for Transmit only
3662 * Receive interrupts avoided by NAPI
3663 */
3664 skge_write32(hw, B2_IRQM_MSK, IS_XA1_F|IS_XA2_F);
3665 skge_write32(hw, B2_IRQM_INI, skge_usecs2clk(hw, 100));
3666 skge_write32(hw, B2_IRQM_CTRL, TIM_START);
3667
baef58b1
SH		 3668 skge_write32(hw, B0_IMSK, hw->intr_mask);
3669
981d0377 3670 for (i = 0; i < hw->ports; i++) {
baef58b1
SH		 3671 if (hw->chip_id == CHIP_ID_GENESIS)
3672 genesis_reset(hw, i);
3673 else
3674 yukon_reset(hw, i);
3675 }
baef58b1
SH		 3676
3677 return 0;
3678}
3679
678aa1f6
SH		 3680
3681#ifdef CONFIG_SKGE_DEBUG
3682
3683static struct dentry *skge_debug;
3684
3685static int skge_debug_show(struct seq_file *seq, void *v)
3686{
3687 struct net_device *dev = seq->private;
3688 const struct skge_port *skge = netdev_priv(dev);
3689 const struct skge_hw *hw = skge->hw;
3690 const struct skge_element *e;
3691
3692 if (!netif_running(dev))
3693 return -ENETDOWN;
3694
3695 seq_printf(seq, "IRQ src=%x mask=%x\n", skge_read32(hw, B0_ISRC),
3696 skge_read32(hw, B0_IMSK));
3697
3698 seq_printf(seq, "Tx Ring: (%d)\n", skge_avail(&skge->tx_ring));
3699 for (e = skge->tx_ring.to_clean; e != skge->tx_ring.to_use; e = e->next) {
3700 const struct skge_tx_desc *t = e->desc;
3701 seq_printf(seq, "%#x dma=%#x%08x %#x csum=%#x/%x/%x\n",
3702 t->control, t->dma_hi, t->dma_lo, t->status,
3703 t->csum_offs, t->csum_write, t->csum_start);
3704 }
3705
3706 seq_printf(seq, "\nRx Ring: \n");
3707 for (e = skge->rx_ring.to_clean; ; e = e->next) {
3708 const struct skge_rx_desc *r = e->desc;
3709
3710 if (r->control & BMU_OWN)
3711 break;
3712
3713 seq_printf(seq, "%#x dma=%#x%08x %#x %#x csum=%#x/%x\n",
3714 r->control, r->dma_hi, r->dma_lo, r->status,
3715 r->timestamp, r->csum1, r->csum1_start);
3716 }
3717
3718 return 0;
3719}
3720
3721static int skge_debug_open(struct inode *inode, struct file *file)
3722{
3723 return single_open(file, skge_debug_show, inode->i_private);
3724}
3725
3726static const struct file_operations skge_debug_fops = {
3727 .owner = THIS_MODULE,
3728 .open = skge_debug_open,
3729 .read = seq_read,
3730 .llseek = seq_lseek,
3731 .release = single_release,
3732};
3733
3734/*
3735 * Use network device events to create/remove/rename
3736 * debugfs file entries
3737 */
3738static int skge_device_event(struct notifier_block *unused,
3739 unsigned long event, void *ptr)
3740{
3741 struct net_device *dev = ptr;
3742 struct skge_port *skge;
3743 struct dentry *d;
3744
3745 if (dev->open != &skge_up || !skge_debug)
3746 goto done;
3747
3748 skge = netdev_priv(dev);
3749 switch(event) {
3750 case NETDEV_CHANGENAME:
3751 if (skge->debugfs) {
3752 d = debugfs_rename(skge_debug, skge->debugfs,
3753 skge_debug, dev->name);
3754 if (d)
3755 skge->debugfs = d;
3756 else {
3757 pr_info(PFX "%s: rename failed\n", dev->name);
3758 debugfs_remove(skge->debugfs);
3759 }
3760 }
3761 break;
3762
3763 case NETDEV_GOING_DOWN:
3764 if (skge->debugfs) {
3765 debugfs_remove(skge->debugfs);
3766 skge->debugfs = NULL;
3767 }
3768 break;
3769
3770 case NETDEV_UP:
3771 d = debugfs_create_file(dev->name, S_IRUGO,
3772 skge_debug, dev,
3773 &skge_debug_fops);
3774 if (!d || IS_ERR(d))
3775 pr_info(PFX "%s: debugfs create failed\n",
3776 dev->name);
3777 else
3778 skge->debugfs = d;
3779 break;
3780 }
3781
3782done:
3783 return NOTIFY_DONE;
3784}
3785
3786static struct notifier_block skge_notifier = {
3787 .notifier_call = skge_device_event,
3788};
3789
3790
3791static __init void skge_debug_init(void)
3792{
3793 struct dentry *ent;
3794
3795 ent = debugfs_create_dir("skge", NULL);
3796 if (!ent || IS_ERR(ent)) {
3797 pr_info(PFX "debugfs create directory failed\n");
3798 return;
3799 }
3800
3801 skge_debug = ent;
3802 register_netdevice_notifier(&skge_notifier);
3803}
3804
3805static __exit void skge_debug_cleanup(void)
3806{
3807 if (skge_debug) {
3808 unregister_netdevice_notifier(&skge_notifier);
3809 debugfs_remove(skge_debug);
3810 skge_debug = NULL;
3811 }
3812}
3813
3814#else
3815#define skge_debug_init()
3816#define skge_debug_cleanup()
3817#endif
3818
baef58b1 3819/* Initialize network device */
981d0377
SH		 3820static struct net_device *skge_devinit(struct skge_hw *hw, int port,
3821 int highmem)
baef58b1
SH		 3822{
3823 struct skge_port *skge;
3824 struct net_device *dev = alloc_etherdev(sizeof(*skge));
3825
3826 if (!dev) {
1479d13c 3827 dev_err(&hw->pdev->dev, "etherdev alloc failed\n");
baef58b1
SH		 3828 return NULL;
3829 }
3830
baef58b1
SH		 3831 SET_NETDEV_DEV(dev, &hw->pdev->dev);
3832 dev->open = skge_up;
3833 dev->stop = skge_down;
2cd8e5d3 3834 dev->do_ioctl = skge_ioctl;
baef58b1
SH		 3835 dev->hard_start_xmit = skge_xmit_frame;
3836 dev->get_stats = skge_get_stats;
3837 if (hw->chip_id == CHIP_ID_GENESIS)
3838 dev->set_multicast_list = genesis_set_multicast;
3839 else
3840 dev->set_multicast_list = yukon_set_multicast;
3841
3842 dev->set_mac_address = skge_set_mac_address;
3843 dev->change_mtu = skge_change_mtu;
3844 SET_ETHTOOL_OPS(dev, &skge_ethtool_ops);
3845 dev->tx_timeout = skge_tx_timeout;
3846 dev->watchdog_timeo = TX_WATCHDOG;
baef58b1
SH		 3847#ifdef CONFIG_NET_POLL_CONTROLLER
3848 dev->poll_controller = skge_netpoll;
3849#endif
3850 dev->irq = hw->pdev->irq;
513f533e 3851
981d0377
SH		 3852 if (highmem)
3853 dev->features |= NETIF_F_HIGHDMA;
baef58b1
SH		 3854
3855 skge = netdev_priv(dev);
bea3348e 3856 netif_napi_add(dev, &skge->napi, skge_poll, NAPI_WEIGHT);
baef58b1
SH		 3857 skge->netdev = dev;
3858 skge->hw = hw;
3859 skge->msg_enable = netif_msg_init(debug, default_msg);
9cbe330f 3860
baef58b1
SH		 3861 skge->tx_ring.count = DEFAULT_TX_RING_SIZE;
3862 skge->rx_ring.count = DEFAULT_RX_RING_SIZE;
3863
3864 /* Auto speed and flow control */
3865 skge->autoneg = AUTONEG_ENABLE;
5d5c8e03 3866 skge->flow_control = FLOW_MODE_SYM_OR_REM;
baef58b1
SH		 3867 skge->duplex = -1;
3868 skge->speed = -1;
31b619c5 3869 skge->advertising = skge_supported_modes(hw);
5b982c5b
SH		 3870
3871 if (pci_wake_enabled(hw->pdev))
3872 skge->wol = wol_supported(hw) & WAKE_MAGIC;
baef58b1
SH		 3873
3874 hw->dev[port] = dev;
3875
3876 skge->port = port;
3877
64f6b64d 3878 /* Only used for Genesis XMAC */
9cbe330f 3879 setup_timer(&skge->link_timer, xm_link_timer, (unsigned long) skge);
64f6b64d 3880
baef58b1
SH		 3881 if (hw->chip_id != CHIP_ID_GENESIS) {
3882 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
3883 skge->rx_csum = 1;
3884 }
3885
3886 /* read the mac address */
3887 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port*8, ETH_ALEN);
56230d53 3888 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
baef58b1
SH		 3889
3890 /* device is off until link detection */
3891 netif_carrier_off(dev);
3892 netif_stop_queue(dev);
3893
3894 return dev;
3895}
3896
3897static void __devinit skge_show_addr(struct net_device *dev)
3898{
3899 const struct skge_port *skge = netdev_priv(dev);
0795af57 3900 DECLARE_MAC_BUF(mac);
baef58b1
SH		 3901
3902 if (netif_msg_probe(skge))
0795af57
JP		 3903 printk(KERN_INFO PFX "%s: addr %s\n",
3904 dev->name, print_mac(mac, dev->dev_addr));
baef58b1
SH		 3905}
3906
3907static int __devinit skge_probe(struct pci_dev *pdev,
3908 const struct pci_device_id *ent)
3909{
3910 struct net_device *dev, *dev1;
3911 struct skge_hw *hw;
3912 int err, using_dac = 0;
3913
203babb6
SH		 3914 err = pci_enable_device(pdev);
3915 if (err) {
1479d13c 3916 dev_err(&pdev->dev, "cannot enable PCI device\n");
baef58b1
SH		 3917 goto err_out;
3918 }
3919
203babb6
SH		 3920 err = pci_request_regions(pdev, DRV_NAME);
3921 if (err) {
1479d13c 3922 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
baef58b1
SH		 3923 goto err_out_disable_pdev;
3924 }
3925
3926 pci_set_master(pdev);
3927
93aea718 3928 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
baef58b1 3929 using_dac = 1;
77783a78 3930 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
93aea718
SH		 3931 } else if (!(err = pci_set_dma_mask(pdev, DMA_32BIT_MASK))) {
3932 using_dac = 0;
3933 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
3934 }
3935
3936 if (err) {
1479d13c 3937 dev_err(&pdev->dev, "no usable DMA configuration\n");
93aea718 3938 goto err_out_free_regions;
baef58b1
SH		 3939 }
3940
3941#ifdef __BIG_ENDIAN
8f3f8193 3942 /* byte swap descriptors in hardware */
baef58b1
SH		 3943 {
3944 u32 reg;
3945
3946 pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
3947 reg |= PCI_REV_DESC;
3948 pci_write_config_dword(pdev, PCI_DEV_REG2, reg);
3949 }
3950#endif
3951
3952 err = -ENOMEM;
7e863061 3953 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
baef58b1 3954 if (!hw) {
1479d13c 3955 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
baef58b1
SH		 3956 goto err_out_free_regions;
3957 }
3958
baef58b1 3959 hw->pdev = pdev;
d38efdd6 3960 spin_lock_init(&hw->hw_lock);
9cbe330f
SH		 3961 spin_lock_init(&hw->phy_lock);
3962 tasklet_init(&hw->phy_task, &skge_extirq, (unsigned long) hw);
baef58b1
SH		 3963
3964 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
3965 if (!hw->regs) {
1479d13c 3966 dev_err(&pdev->dev, "cannot map device registers\n");
baef58b1
SH		 3967 goto err_out_free_hw;
3968 }
3969
baef58b1
SH		 3970 err = skge_reset(hw);
3971 if (err)
ccdaa2a9 3972 goto err_out_iounmap;
baef58b1 3973
7c7459d1
GKH		 3974 printk(KERN_INFO PFX DRV_VERSION " addr 0x%llx irq %d chip %s rev %d\n",
3975 (unsigned long long)pci_resource_start(pdev, 0), pdev->irq,
981d0377 3976 skge_board_name(hw), hw->chip_rev);
baef58b1 3977
ccdaa2a9
SH		 3978 dev = skge_devinit(hw, 0, using_dac);
3979 if (!dev)
baef58b1
SH		 3980 goto err_out_led_off;
3981
fae87592 3982 /* Some motherboards are broken and has zero in ROM. */
1479d13c
SH		 3983 if (!is_valid_ether_addr(dev->dev_addr))
3984 dev_warn(&pdev->dev, "bad (zero?) ethernet address in rom\n");
631ae320 3985
203babb6
SH		 3986 err = register_netdev(dev);
3987 if (err) {
1479d13c 3988 dev_err(&pdev->dev, "cannot register net device\n");
baef58b1
SH		 3989 goto err_out_free_netdev;
3990 }
3991
ccdaa2a9
SH		 3992 err = request_irq(pdev->irq, skge_intr, IRQF_SHARED, dev->name, hw);
3993 if (err) {
1479d13c 3994 dev_err(&pdev->dev, "%s: cannot assign irq %d\n",
ccdaa2a9
SH		 3995 dev->name, pdev->irq);
3996 goto err_out_unregister;
3997 }
baef58b1
SH		 3998 skge_show_addr(dev);
3999
981d0377 4000 if (hw->ports > 1 && (dev1 = skge_devinit(hw, 1, using_dac))) {
baef58b1
SH		 4001 if (register_netdev(dev1) == 0)
4002 skge_show_addr(dev1);
4003 else {
4004 /* Failure to register second port need not be fatal */
1479d13c 4005 dev_warn(&pdev->dev, "register of second port failed\n");
baef58b1
SH		 4006 hw->dev[1] = NULL;
4007 free_netdev(dev1);
4008 }
4009 }
ccdaa2a9 4010 pci_set_drvdata(pdev, hw);
baef58b1
SH		 4011
4012 return 0;
4013
ccdaa2a9
SH		 4014err_out_unregister:
4015 unregister_netdev(dev);
baef58b1
SH		 4016err_out_free_netdev:
4017 free_netdev(dev);
4018err_out_led_off:
4019 skge_write16(hw, B0_LED, LED_STAT_OFF);
baef58b1
SH		 4020err_out_iounmap:
4021 iounmap(hw->regs);
4022err_out_free_hw:
4023 kfree(hw);
4024err_out_free_regions:
4025 pci_release_regions(pdev);
4026err_out_disable_pdev:
4027 pci_disable_device(pdev);
4028 pci_set_drvdata(pdev, NULL);
4029err_out:
4030 return err;
4031}
4032
4033static void __devexit skge_remove(struct pci_dev *pdev)
4034{
4035 struct skge_hw *hw = pci_get_drvdata(pdev);
4036 struct net_device *dev0, *dev1;
4037
95566065 4038 if (!hw)
baef58b1
SH		 4039 return;
4040
208491d8
SH		 4041 flush_scheduled_work();
4042
baef58b1
SH		 4043 if ((dev1 = hw->dev[1]))
4044 unregister_netdev(dev1);
4045 dev0 = hw->dev[0];
4046 unregister_netdev(dev0);
4047
9cbe330f
SH		 4048 tasklet_disable(&hw->phy_task);
4049
7c442fa1
SH		 4050 spin_lock_irq(&hw->hw_lock);
4051 hw->intr_mask = 0;
46a60f2d 4052 skge_write32(hw, B0_IMSK, 0);
78bc2186 4053 skge_read32(hw, B0_IMSK);
7c442fa1
SH		 4054 spin_unlock_irq(&hw->hw_lock);
4055
46a60f2d 4056 skge_write16(hw, B0_LED, LED_STAT_OFF);
46a60f2d
SH		 4057 skge_write8(hw, B0_CTST, CS_RST_SET);
4058
baef58b1
SH		 4059 free_irq(pdev->irq, hw);
4060 pci_release_regions(pdev);
4061 pci_disable_device(pdev);
4062 if (dev1)
4063 free_netdev(dev1);
4064 free_netdev(dev0);
46a60f2d 4065
baef58b1
SH		 4066 iounmap(hw->regs);
4067 kfree(hw);
4068 pci_set_drvdata(pdev, NULL);
4069}
4070
4071#ifdef CONFIG_PM
2a569579 4072static int skge_suspend(struct pci_dev *pdev, pm_message_t state)
baef58b1
SH		 4073{
4074 struct skge_hw *hw = pci_get_drvdata(pdev);
a504e64a
SH		 4075 int i, err, wol = 0;
4076
e3b7df17
SH		 4077 if (!hw)
4078 return 0;
4079
a504e64a
SH		 4080 err = pci_save_state(pdev);
4081 if (err)
4082 return err;
baef58b1 4083
d38efdd6 4084 for (i = 0; i < hw->ports; i++) {
baef58b1 4085 struct net_device *dev = hw->dev[i];
a504e64a 4086 struct skge_port *skge = netdev_priv(dev);
baef58b1 4087
a504e64a
SH		 4088 if (netif_running(dev))
4089 skge_down(dev);
4090 if (skge->wol)
4091 skge_wol_init(skge);
d38efdd6 4092
a504e64a 4093 wol |= skge->wol;
baef58b1
SH		 4094 }
4095
d38efdd6 4096 skge_write32(hw, B0_IMSK, 0);
2a569579 4097 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
baef58b1
SH		 4098 pci_set_power_state(pdev, pci_choose_state(pdev, state));
4099
4100 return 0;
4101}
4102
4103static int skge_resume(struct pci_dev *pdev)
4104{
4105 struct skge_hw *hw = pci_get_drvdata(pdev);
d38efdd6 4106 int i, err;
baef58b1 4107
e3b7df17
SH		 4108 if (!hw)
4109 return 0;
4110
a504e64a
SH		 4111 err = pci_set_power_state(pdev, PCI_D0);
4112 if (err)
4113 goto out;
4114
4115 err = pci_restore_state(pdev);
4116 if (err)
4117 goto out;
4118
baef58b1
SH		 4119 pci_enable_wake(pdev, PCI_D0, 0);
4120
d38efdd6
SH		 4121 err = skge_reset(hw);
4122 if (err)
4123 goto out;
baef58b1 4124
d38efdd6 4125 for (i = 0; i < hw->ports; i++) {
baef58b1 4126 struct net_device *dev = hw->dev[i];
d38efdd6 4127
d38efdd6
SH		 4128 if (netif_running(dev)) {
4129 err = skge_up(dev);
4130
4131 if (err) {
4132 printk(KERN_ERR PFX "%s: could not up: %d\n",
4133 dev->name, err);
edd702e8 4134 dev_close(dev);
d38efdd6
SH		 4135 goto out;
4136 }
baef58b1
SH		 4137 }
4138 }
d38efdd6
SH		 4139out:
4140 return err;
baef58b1
SH		 4141}
4142#endif
4143
692412b3
SH		 4144static void skge_shutdown(struct pci_dev *pdev)
4145{
4146 struct skge_hw *hw = pci_get_drvdata(pdev);
4147 int i, wol = 0;
4148
e3b7df17
SH		 4149 if (!hw)
4150 return;
4151
692412b3
SH		 4152 for (i = 0; i < hw->ports; i++) {
4153 struct net_device *dev = hw->dev[i];
4154 struct skge_port *skge = netdev_priv(dev);
4155
4156 if (skge->wol)
4157 skge_wol_init(skge);
4158 wol |= skge->wol;
4159 }
4160
4161 pci_enable_wake(pdev, PCI_D3hot, wol);
4162 pci_enable_wake(pdev, PCI_D3cold, wol);
4163
4164 pci_disable_device(pdev);
4165 pci_set_power_state(pdev, PCI_D3hot);
4166
4167}
4168
baef58b1
SH		 4169static struct pci_driver skge_driver = {
4170 .name = DRV_NAME,
4171 .id_table = skge_id_table,
4172 .probe = skge_probe,
4173 .remove = __devexit_p(skge_remove),
4174#ifdef CONFIG_PM
4175 .suspend = skge_suspend,
4176 .resume = skge_resume,
4177#endif
692412b3 4178 .shutdown = skge_shutdown,
baef58b1
SH		 4179};
4180
4181static int __init skge_init_module(void)
4182{
678aa1f6 4183 skge_debug_init();
29917620 4184 return pci_register_driver(&skge_driver);
baef58b1
SH		 4185}
4186
4187static void __exit skge_cleanup_module(void)
4188{
4189 pci_unregister_driver(&skge_driver);
678aa1f6 4190 skge_debug_cleanup();
baef58b1
SH		 4191}
4192
4193module_init(skge_init_module);
4194module_exit(skge_cleanup_module);
kernel source for telekom puls (alcatel/mediatek)