projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
defconfig: exynos9610: Re-add dropped Wi-Fi AP options lost
[GitHub/LineageOS/android_kernel_motorola_exynos9610.git] / drivers / net / phy / bcm7xxx.c
CommitLineData
b560a58c
FF		 1/*
2 * Broadcom BCM7xxx internal transceivers support.
3 *
83ee102a 4 * Copyright (C) 2014-2017 Broadcom
b560a58c
FF		 5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version
9 * 2 of the License, or (at your option) any later version.
10 */
11
12#include <linux/module.h>
13#include <linux/phy.h>
14#include <linux/delay.h>
a1cba561 15#include "bcm-phy-lib.h"
b560a58c
FF		 16#include <linux/bitops.h>
17#include <linux/brcmphy.h>
b8f9a029 18#include <linux/mdio.h>
b560a58c
FF		 19
20/* Broadcom BCM7xxx internal PHY registers */
b560a58c 21
83ee102a 22/* EPHY only register definitions */
b560a58c
FF		 23#define MII_BCM7XXX_100TX_AUX_CTL 0x10
24#define MII_BCM7XXX_100TX_FALSE_CAR 0x13
25#define MII_BCM7XXX_100TX_DISC 0x14
26#define MII_BCM7XXX_AUX_MODE 0x1d
3ccc3055 27#define MII_BCM7XXX_64CLK_MDIO BIT(12)
b560a58c
FF		 28#define MII_BCM7XXX_TEST 0x1f
29#define MII_BCM7XXX_SHD_MODE_2 BIT(2)
83ee102a
DB		 30#define MII_BCM7XXX_SHD_2_ADDR_CTRL 0xe
31#define MII_BCM7XXX_SHD_2_CTRL_STAT 0xf
32#define MII_BCM7XXX_SHD_2_BIAS_TRIM 0x1a
33#define MII_BCM7XXX_SHD_3_AN_EEE_ADV 0x3
34#define MII_BCM7XXX_SHD_3_PCS_CTRL_2 0x6
35#define MII_BCM7XXX_PCS_CTRL_2_DEF 0x4400
36#define MII_BCM7XXX_SHD_3_AN_STAT 0xb
37#define MII_BCM7XXX_AN_NULL_MSG_EN BIT(0)
38#define MII_BCM7XXX_AN_EEE_EN BIT(1)
39#define MII_BCM7XXX_SHD_3_EEE_THRESH 0xe
40#define MII_BCM7XXX_EEE_THRESH_DEF 0x50
41#define MII_BCM7XXX_SHD_3_TL4 0x23
42#define MII_BCM7XXX_TL4_RST_MSK (BIT(2) | BIT(1))
b560a58c 43
a3622f2c
FF		 44/* 28nm only register definitions */
45#define MISC_ADDR(base, channel) base, channel
46
47#define DSP_TAP10 MISC_ADDR(0x0a, 0)
48#define PLL_PLLCTRL_1 MISC_ADDR(0x32, 1)
49#define PLL_PLLCTRL_2 MISC_ADDR(0x32, 2)
50#define PLL_PLLCTRL_4 MISC_ADDR(0x33, 0)
51
52#define AFE_RXCONFIG_0 MISC_ADDR(0x38, 0)
53#define AFE_RXCONFIG_1 MISC_ADDR(0x38, 1)
a490631f 54#define AFE_RXCONFIG_2 MISC_ADDR(0x38, 2)
a3622f2c
FF		 55#define AFE_RX_LP_COUNTER MISC_ADDR(0x38, 3)
56#define AFE_TX_CONFIG MISC_ADDR(0x39, 0)
a490631f
FF		 57#define AFE_VDCA_ICTRL_0 MISC_ADDR(0x39, 1)
58#define AFE_VDAC_OTHERS_0 MISC_ADDR(0x39, 3)
a3622f2c
FF		 59#define AFE_HPF_TRIM_OTHERS MISC_ADDR(0x3a, 0)
60
b23ce9e8
FF		 61struct bcm7xxx_phy_priv {
62 u64 *stats;
63};
64
9c41f2ba
FF		 65static void r_rc_cal_reset(struct phy_device *phydev)
66{
67 /* Reset R_CAL/RC_CAL Engine */
8acb0708 68 bcm_phy_write_exp_sel(phydev, 0x00b0, 0x0010);
9c41f2ba
FF		 69
70 /* Disable Reset R_AL/RC_CAL Engine */
8acb0708 71 bcm_phy_write_exp_sel(phydev, 0x00b0, 0x0000);
9c41f2ba
FF		 72}
73
2a9df742 74static int bcm7xxx_28nm_b0_afe_config_init(struct phy_device *phydev)
b560a58c 75{
b560a58c
FF		 76 /* Increase VCO range to prevent unlocking problem of PLL at low
77 * temp
78 */
a1cba561 79 bcm_phy_write_misc(phydev, PLL_PLLCTRL_1, 0x0048);
b560a58c
FF		 80
81 /* Change Ki to 011 */
a1cba561 82 bcm_phy_write_misc(phydev, PLL_PLLCTRL_2, 0x021b);
b560a58c
FF		 83
84 /* Disable loading of TVCO buffer to bandgap, set bandgap trim
85 * to 111
86 */
a1cba561 87 bcm_phy_write_misc(phydev, PLL_PLLCTRL_4, 0x0e20);
b560a58c
FF		 88
89 /* Adjust bias current trim by -3 */
a1cba561 90 bcm_phy_write_misc(phydev, DSP_TAP10, 0x690b);
b560a58c
FF		 91
92 /* Switch to CORE_BASE1E */
9200c27a 93 phy_write(phydev, MII_BRCM_CORE_BASE1E, 0xd);
b560a58c 94
9c41f2ba 95 r_rc_cal_reset(phydev);
b560a58c 96
9918542e 97 /* write AFE_RXCONFIG_0 */
a1cba561 98 bcm_phy_write_misc(phydev, AFE_RXCONFIG_0, 0xeb19);
9918542e
FF		 99
100 /* write AFE_RXCONFIG_1 */
a1cba561 101 bcm_phy_write_misc(phydev, AFE_RXCONFIG_1, 0x9a3f);
9918542e
FF		 102
103 /* write AFE_RX_LP_COUNTER */
a1cba561 104 bcm_phy_write_misc(phydev, AFE_RX_LP_COUNTER, 0x7fc0);
9918542e
FF		 105
106 /* write AFE_HPF_TRIM_OTHERS */
a1cba561 107 bcm_phy_write_misc(phydev, AFE_HPF_TRIM_OTHERS, 0x000b);
9918542e
FF		 108
109 /* write AFTE_TX_CONFIG */
a1cba561 110 bcm_phy_write_misc(phydev, AFE_TX_CONFIG, 0x0800);
9918542e 111
b560a58c
FF		 112 return 0;
113}
114
a490631f
FF		 115static int bcm7xxx_28nm_d0_afe_config_init(struct phy_device *phydev)
116{
117 /* AFE_RXCONFIG_0 */
a1cba561 118 bcm_phy_write_misc(phydev, AFE_RXCONFIG_0, 0xeb15);
a490631f
FF		 119
120 /* AFE_RXCONFIG_1 */
a1cba561 121 bcm_phy_write_misc(phydev, AFE_RXCONFIG_1, 0x9b2f);
a490631f
FF		 122
123 /* AFE_RXCONFIG_2, set rCal offset for HT=0 code and LT=-2 code */
a1cba561 124 bcm_phy_write_misc(phydev, AFE_RXCONFIG_2, 0x2003);
a490631f
FF		 125
126 /* AFE_RX_LP_COUNTER, set RX bandwidth to maximum */
a1cba561 127 bcm_phy_write_misc(phydev, AFE_RX_LP_COUNTER, 0x7fc0);
a490631f 128
6da8253b 129 /* AFE_TX_CONFIG, set 100BT Cfeed=011 to improve rise/fall time */
a1cba561 130 bcm_phy_write_misc(phydev, AFE_TX_CONFIG, 0x431);
a490631f
FF		 131
132 /* AFE_VDCA_ICTRL_0, set Iq=1101 instead of 0111 for AB symmetry */
a1cba561 133 bcm_phy_write_misc(phydev, AFE_VDCA_ICTRL_0, 0xa7da);
a490631f
FF		 134
135 /* AFE_VDAC_OTHERS_0, set 1000BT Cidac=010 for all ports */
a1cba561 136 bcm_phy_write_misc(phydev, AFE_VDAC_OTHERS_0, 0xa020);
a490631f
FF		 137
138 /* AFE_HPF_TRIM_OTHERS, set 100Tx/10BT to -4.5% swing and set rCal
139 * offset for HT=0 code
140 */
a1cba561 141 bcm_phy_write_misc(phydev, AFE_HPF_TRIM_OTHERS, 0x00e3);
a490631f
FF		 142
143 /* CORE_BASE1E, force trim to overwrite and set I_ext trim to 0000 */
9200c27a 144 phy_write(phydev, MII_BRCM_CORE_BASE1E, 0x0010);
a490631f
FF		 145
146 /* DSP_TAP10, adjust bias current trim (+0% swing, +0 tick) */
a1cba561 147 bcm_phy_write_misc(phydev, DSP_TAP10, 0x011b);
a490631f
FF		 148
149 /* Reset R_CAL/RC_CAL engine */
150 r_rc_cal_reset(phydev);
151
152 return 0;
153}
154
0c2fdc25
FF		 155static int bcm7xxx_28nm_e0_plus_afe_config_init(struct phy_device *phydev)
156{
157 /* AFE_RXCONFIG_1, provide more margin for INL/DNL measurement */
a1cba561 158 bcm_phy_write_misc(phydev, AFE_RXCONFIG_1, 0x9b2f);
0c2fdc25 159
6da8253b 160 /* AFE_TX_CONFIG, set 100BT Cfeed=011 to improve rise/fall time */
a1cba561 161 bcm_phy_write_misc(phydev, AFE_TX_CONFIG, 0x431);
6da8253b 162
0c2fdc25 163 /* AFE_VDCA_ICTRL_0, set Iq=1101 instead of 0111 for AB symmetry */
a1cba561 164 bcm_phy_write_misc(phydev, AFE_VDCA_ICTRL_0, 0xa7da);
0c2fdc25
FF		 165
166 /* AFE_HPF_TRIM_OTHERS, set 100Tx/10BT to -4.5% swing and set rCal
167 * offset for HT=0 code
168 */
a1cba561 169 bcm_phy_write_misc(phydev, AFE_HPF_TRIM_OTHERS, 0x00e3);
0c2fdc25
FF		 170
171 /* CORE_BASE1E, force trim to overwrite and set I_ext trim to 0000 */
9200c27a 172 phy_write(phydev, MII_BRCM_CORE_BASE1E, 0x0010);
0c2fdc25
FF		 173
174 /* DSP_TAP10, adjust bias current trim (+0% swing, +0 tick) */
a1cba561 175 bcm_phy_write_misc(phydev, DSP_TAP10, 0x011b);
0c2fdc25
FF		 176
177 /* Reset R_CAL/RC_CAL engine */
178 r_rc_cal_reset(phydev);
179
180 return 0;
181}
182
039a7b85
FF		 183static int bcm7xxx_28nm_a0_patch_afe_config_init(struct phy_device *phydev)
184{
185 /* +1 RC_CAL codes for RL centering for both LT and HT conditions */
186 bcm_phy_write_misc(phydev, AFE_RXCONFIG_2, 0xd003);
187
188 /* Cut master bias current by 2% to compensate for RC_CAL offset */
189 bcm_phy_write_misc(phydev, DSP_TAP10, 0x791b);
190
191 /* Improve hybrid leakage */
192 bcm_phy_write_misc(phydev, AFE_HPF_TRIM_OTHERS, 0x10e3);
193
194 /* Change rx_on_tune 8 to 0xf */
195 bcm_phy_write_misc(phydev, 0x21, 0x2, 0x87f6);
196
197 /* Change 100Tx EEE bandwidth */
198 bcm_phy_write_misc(phydev, 0x22, 0x2, 0x017d);
199
200 /* Enable ffe zero detection for Vitesse interoperability */
201 bcm_phy_write_misc(phydev, 0x26, 0x2, 0x0015);
202
203 r_rc_cal_reset(phydev);
204
205 return 0;
206}
207
b560a58c
FF		 208static int bcm7xxx_28nm_config_init(struct phy_device *phydev)
209{
d8ebfed3
FF		 210 u8 rev = PHY_BRCM_7XXX_REV(phydev->dev_flags);
211 u8 patch = PHY_BRCM_7XXX_PATCH(phydev->dev_flags);
db88816b 212 u8 count;
d8ebfed3
FF		 213 int ret = 0;
214
039a7b85
FF		 215 /* Newer devices have moved the revision information back into a
216 * standard location in MII_PHYS_ID[23]
217 */
218 if (rev == 0)
219 rev = phydev->phy_id & ~phydev->drv->phy_id_mask;
220
6ec259c1 221 pr_info_once("%s: %s PHY revision: 0x%02x, patch: %d\n",
84eff6d1 222 phydev_name(phydev), phydev->drv->name, rev, patch);
d8ebfed3 223
8e346e15
FF		 224 /* Dummy read to a register to workaround an issue upon reset where the
225 * internal inverter may not allow the first MDIO transaction to pass
226 * the MDIO management controller and make us return 0xffff for such
227 * reads.
228 */
229 phy_read(phydev, MII_BMSR);
230
d8ebfed3 231 switch (rev) {
d8ebfed3 232 case 0xb0:
2a9df742 233 ret = bcm7xxx_28nm_b0_afe_config_init(phydev);
d8ebfed3 234 break;
a490631f
FF		 235 case 0xd0:
236 ret = bcm7xxx_28nm_d0_afe_config_init(phydev);
237 break;
0c2fdc25
FF		 238 case 0xe0:
239 case 0xf0:
60efff0c
FF		 240 /* Rev G0 introduces a roll over */
241 case 0x10:
0c2fdc25
FF		 242 ret = bcm7xxx_28nm_e0_plus_afe_config_init(phydev);
243 break;
039a7b85
FF		 244 case 0x01:
245 ret = bcm7xxx_28nm_a0_patch_afe_config_init(phydev);
246 break;
d8ebfed3 247 default:
d8ebfed3
FF		 248 break;
249 }
b560a58c 250
9df54dda
FF		 251 if (ret)
252 return ret;
253
db88816b
FF		 254 ret = bcm_phy_downshift_get(phydev, &count);
255 if (ret)
256 return ret;
257
258 /* Only enable EEE if Wirespeed/downshift is disabled */
259 ret = bcm_phy_set_eee(phydev, count == DOWNSHIFT_DEV_DISABLE);
b8f9a029
FF		 260 if (ret)
261 return ret;
262
a1cba561 263 return bcm_phy_enable_apd(phydev, true);
b560a58c
FF		 264}
265
4fd14e0b
FF		 266static int bcm7xxx_28nm_resume(struct phy_device *phydev)
267{
268 int ret;
269
270 /* Re-apply workarounds coming out suspend/resume */
271 ret = bcm7xxx_28nm_config_init(phydev);
272 if (ret)
273 return ret;
274
275 /* 28nm Gigabit PHYs come out of reset without any half-duplex
276 * or "hub" compliant advertised mode, fix that. This does not
277 * cause any problems with the PHY library since genphy_config_aneg()
278 * gracefully handles auto-negotiated and forced modes.
279 */
280 return genphy_config_aneg(phydev);
281}
282
b560a58c
FF		 283static int phy_set_clr_bits(struct phy_device *dev, int location,
284 int set_mask, int clr_mask)
285{
286 int v, ret;
287
288 v = phy_read(dev, location);
289 if (v < 0)
290 return v;
291
292 v &= ~clr_mask;
293 v |= set_mask;
294
295 ret = phy_write(dev, location, v);
296 if (ret < 0)
297 return ret;
298
299 return v;
300}
301
83ee102a
DB		 302static int bcm7xxx_28nm_ephy_01_afe_config_init(struct phy_device *phydev)
303{
304 int ret;
305
306 /* set shadow mode 2 */
307 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_TEST,
308 MII_BCM7XXX_SHD_MODE_2, 0);
309 if (ret < 0)
310 return ret;
311
312 /* Set current trim values INT_trim = -1, Ext_trim =0 */
313 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_BIAS_TRIM, 0x3BE0);
314 if (ret < 0)
315 goto reset_shadow_mode;
316
317 /* Cal reset */
318 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL,
319 MII_BCM7XXX_SHD_3_TL4);
320 if (ret < 0)
321 goto reset_shadow_mode;
322 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT,
323 MII_BCM7XXX_TL4_RST_MSK, 0);
324 if (ret < 0)
325 goto reset_shadow_mode;
326
327 /* Cal reset disable */
328 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL,
329 MII_BCM7XXX_SHD_3_TL4);
330 if (ret < 0)
331 goto reset_shadow_mode;
332 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT,
333 0, MII_BCM7XXX_TL4_RST_MSK);
334 if (ret < 0)
335 goto reset_shadow_mode;
336
337reset_shadow_mode:
338 /* reset shadow mode 2 */
339 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_TEST, 0,
340 MII_BCM7XXX_SHD_MODE_2);
341 if (ret < 0)
342 return ret;
343
344 return 0;
345}
346
347/* The 28nm EPHY does not support Clause 45 (MMD) used by bcm-phy-lib */
348static int bcm7xxx_28nm_ephy_apd_enable(struct phy_device *phydev)
349{
350 int ret;
351
352 /* set shadow mode 1 */
353 ret = phy_set_clr_bits(phydev, MII_BRCM_FET_BRCMTEST,
354 MII_BRCM_FET_BT_SRE, 0);
355 if (ret < 0)
356 return ret;
357
358 /* Enable auto-power down */
359 ret = phy_set_clr_bits(phydev, MII_BRCM_FET_SHDW_AUXSTAT2,
360 MII_BRCM_FET_SHDW_AS2_APDE, 0);
361 if (ret < 0)
362 return ret;
363
364 /* reset shadow mode 1 */
365 ret = phy_set_clr_bits(phydev, MII_BRCM_FET_BRCMTEST, 0,
366 MII_BRCM_FET_BT_SRE);
367 if (ret < 0)
368 return ret;
369
370 return 0;
371}
372
373static int bcm7xxx_28nm_ephy_eee_enable(struct phy_device *phydev)
374{
375 int ret;
376
377 /* set shadow mode 2 */
378 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_TEST,
379 MII_BCM7XXX_SHD_MODE_2, 0);
380 if (ret < 0)
381 return ret;
382
383 /* Advertise supported modes */
384 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL,
385 MII_BCM7XXX_SHD_3_AN_EEE_ADV);
386 if (ret < 0)
387 goto reset_shadow_mode;
388 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT,
389 MDIO_EEE_100TX);
390 if (ret < 0)
391 goto reset_shadow_mode;
392
393 /* Restore Defaults */
394 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL,
395 MII_BCM7XXX_SHD_3_PCS_CTRL_2);
396 if (ret < 0)
397 goto reset_shadow_mode;
398 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT,
399 MII_BCM7XXX_PCS_CTRL_2_DEF);
400 if (ret < 0)
401 goto reset_shadow_mode;
402
403 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL,
404 MII_BCM7XXX_SHD_3_EEE_THRESH);
405 if (ret < 0)
406 goto reset_shadow_mode;
407 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT,
408 MII_BCM7XXX_EEE_THRESH_DEF);
409 if (ret < 0)
410 goto reset_shadow_mode;
411
412 /* Enable EEE autonegotiation */
413 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL,
414 MII_BCM7XXX_SHD_3_AN_STAT);
415 if (ret < 0)
416 goto reset_shadow_mode;
417 ret = phy_write(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT,
418 (MII_BCM7XXX_AN_NULL_MSG_EN | MII_BCM7XXX_AN_EEE_EN));
419 if (ret < 0)
420 goto reset_shadow_mode;
421
422reset_shadow_mode:
423 /* reset shadow mode 2 */
424 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_TEST, 0,
425 MII_BCM7XXX_SHD_MODE_2);
426 if (ret < 0)
427 return ret;
428
429 /* Restart autoneg */
430 phy_write(phydev, MII_BMCR,
431 (BMCR_SPEED100 | BMCR_ANENABLE | BMCR_ANRESTART));
432
433 return 0;
434}
435
436static int bcm7xxx_28nm_ephy_config_init(struct phy_device *phydev)
437{
438 u8 rev = phydev->phy_id & ~phydev->drv->phy_id_mask;
439 int ret = 0;
440
441 pr_info_once("%s: %s PHY revision: 0x%02x\n",
442 phydev_name(phydev), phydev->drv->name, rev);
443
444 /* Dummy read to a register to workaround a possible issue upon reset
445 * where the internal inverter may not allow the first MDIO transaction
446 * to pass the MDIO management controller and make us return 0xffff for
447 * such reads.
448 */
449 phy_read(phydev, MII_BMSR);
450
451 /* Apply AFE software work-around if necessary */
452 if (rev == 0x01) {
453 ret = bcm7xxx_28nm_ephy_01_afe_config_init(phydev);
454 if (ret)
455 return ret;
456 }
457
458 ret = bcm7xxx_28nm_ephy_eee_enable(phydev);
459 if (ret)
460 return ret;
461
462 return bcm7xxx_28nm_ephy_apd_enable(phydev);
463}
464
465static int bcm7xxx_28nm_ephy_resume(struct phy_device *phydev)
466{
467 int ret;
468
469 /* Re-apply workarounds coming out suspend/resume */
470 ret = bcm7xxx_28nm_ephy_config_init(phydev);
471 if (ret)
472 return ret;
473
474 return genphy_config_aneg(phydev);
475}
476
b560a58c
FF		 477static int bcm7xxx_config_init(struct phy_device *phydev)
478{
479 int ret;
480
481 /* Enable 64 clock MDIO */
3ccc3055 482 phy_write(phydev, MII_BCM7XXX_AUX_MODE, MII_BCM7XXX_64CLK_MDIO);
b560a58c
FF		 483 phy_read(phydev, MII_BCM7XXX_AUX_MODE);
484
b560a58c
FF		 485 /* set shadow mode 2 */
486 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_TEST,
487 MII_BCM7XXX_SHD_MODE_2, MII_BCM7XXX_SHD_MODE_2);
488 if (ret < 0)
489 return ret;
490
491 /* set iddq_clkbias */
492 phy_write(phydev, MII_BCM7XXX_100TX_DISC, 0x0F00);
493 udelay(10);
494
495 /* reset iddq_clkbias */
496 phy_write(phydev, MII_BCM7XXX_100TX_DISC, 0x0C00);
497
498 phy_write(phydev, MII_BCM7XXX_100TX_FALSE_CAR, 0x7555);
499
500 /* reset shadow mode 2 */
50d89980 501 ret = phy_set_clr_bits(phydev, MII_BCM7XXX_TEST, 0, MII_BCM7XXX_SHD_MODE_2);
b560a58c
FF		 502 if (ret < 0)
503 return ret;
504
505 return 0;
506}
507
508/* Workaround for putting the PHY in IDDQ mode, required
82c084f5 509 * for all BCM7XXX 40nm and 65nm PHYs
b560a58c
FF		 510 */
511static int bcm7xxx_suspend(struct phy_device *phydev)
512{
513 int ret;
33c81821 514 static const struct bcm7xxx_regs {
b560a58c
FF		 515 int reg;
516 u16 value;
517 } bcm7xxx_suspend_cfg[] = {
518 { MII_BCM7XXX_TEST, 0x008b },
519 { MII_BCM7XXX_100TX_AUX_CTL, 0x01c0 },
520 { MII_BCM7XXX_100TX_DISC, 0x7000 },
521 { MII_BCM7XXX_TEST, 0x000f },
522 { MII_BCM7XXX_100TX_AUX_CTL, 0x20d0 },
523 { MII_BCM7XXX_TEST, 0x000b },
524 };
525 unsigned int i;
526
527 for (i = 0; i < ARRAY_SIZE(bcm7xxx_suspend_cfg); i++) {
528 ret = phy_write(phydev,
529 bcm7xxx_suspend_cfg[i].reg,
530 bcm7xxx_suspend_cfg[i].value);
531 if (ret)
532 return ret;
533 }
534
535 return 0;
536}
537
db88816b
FF		 538static int bcm7xxx_28nm_get_tunable(struct phy_device *phydev,
539 struct ethtool_tunable *tuna,
540 void *data)
541{
542 switch (tuna->id) {
543 case ETHTOOL_PHY_DOWNSHIFT:
544 return bcm_phy_downshift_get(phydev, (u8 *)data);
545 default:
546 return -EOPNOTSUPP;
547 }
548}
549
550static int bcm7xxx_28nm_set_tunable(struct phy_device *phydev,
551 struct ethtool_tunable *tuna,
552 const void *data)
553{
554 u8 count = *(u8 *)data;
555 int ret;
556
557 switch (tuna->id) {
558 case ETHTOOL_PHY_DOWNSHIFT:
559 ret = bcm_phy_downshift_set(phydev, count);
560 break;
561 default:
562 return -EOPNOTSUPP;
563 }
564
565 if (ret)
566 return ret;
567
568 /* Disable EEE advertisment since this prevents the PHY
569 * from successfully linking up, trigger auto-negotiation restart
570 * to let the MAC decide what to do.
571 */
572 ret = bcm_phy_set_eee(phydev, count == DOWNSHIFT_DEV_DISABLE);
573 if (ret)
574 return ret;
575
576 return genphy_restart_aneg(phydev);
577}
578
b23ce9e8
FF		 579static void bcm7xxx_28nm_get_phy_stats(struct phy_device *phydev,
580 struct ethtool_stats *stats, u64 *data)
581{
582 struct bcm7xxx_phy_priv *priv = phydev->priv;
583
584 bcm_phy_get_stats(phydev, priv->stats, stats, data);
585}
586
587static int bcm7xxx_28nm_probe(struct phy_device *phydev)
588{
589 struct bcm7xxx_phy_priv *priv;
590
591 priv = devm_kzalloc(&phydev->mdio.dev, sizeof(*priv), GFP_KERNEL);
592 if (!priv)
593 return -ENOMEM;
594
595 phydev->priv = priv;
596
597 priv->stats = devm_kcalloc(&phydev->mdio.dev,
598 bcm_phy_get_sset_count(phydev), sizeof(u64),
599 GFP_KERNEL);
600 if (!priv->stats)
601 return -ENOMEM;
602
603 return 0;
604}
605
153df3c7
FF		 606#define BCM7XXX_28NM_GPHY(_oui, _name) \
607{ \
608 .phy_id = (_oui), \
609 .phy_id_mask = 0xfffffff0, \
610 .name = _name, \
529ed127 611 .features = PHY_GBIT_FEATURES, \
153df3c7 612 .flags = PHY_IS_INTERNAL, \
2a9df742 613 .config_init = bcm7xxx_28nm_config_init, \
153df3c7
FF		 614 .config_aneg = genphy_config_aneg, \
615 .read_status = genphy_read_status, \
616 .resume = bcm7xxx_28nm_resume, \
db88816b
FF		 617 .get_tunable = bcm7xxx_28nm_get_tunable, \
618 .set_tunable = bcm7xxx_28nm_set_tunable, \
b23ce9e8
FF		 619 .get_sset_count = bcm_phy_get_sset_count, \
620 .get_strings = bcm_phy_get_strings, \
621 .get_stats = bcm7xxx_28nm_get_phy_stats, \
622 .probe = bcm7xxx_28nm_probe, \
153df3c7
FF		 623}
624
83ee102a
DB		 625#define BCM7XXX_28NM_EPHY(_oui, _name) \
626{ \
627 .phy_id = (_oui), \
628 .phy_id_mask = 0xfffffff0, \
629 .name = _name, \
630 .features = PHY_BASIC_FEATURES, \
631 .flags = PHY_IS_INTERNAL, \
632 .config_init = bcm7xxx_28nm_ephy_config_init, \
633 .config_aneg = genphy_config_aneg, \
634 .read_status = genphy_read_status, \
635 .resume = bcm7xxx_28nm_ephy_resume, \
636 .get_sset_count = bcm_phy_get_sset_count, \
637 .get_strings = bcm_phy_get_strings, \
638 .get_stats = bcm7xxx_28nm_get_phy_stats, \
639 .probe = bcm7xxx_28nm_probe, \
640}
641
3125c081
FF		 642#define BCM7XXX_40NM_EPHY(_oui, _name) \
643{ \
644 .phy_id = (_oui), \
645 .phy_id_mask = 0xfffffff0, \
646 .name = _name, \
529ed127 647 .features = PHY_BASIC_FEATURES, \
3125c081
FF		 648 .flags = PHY_IS_INTERNAL, \
649 .config_init = bcm7xxx_config_init, \
650 .config_aneg = genphy_config_aneg, \
651 .read_status = genphy_read_status, \
652 .suspend = bcm7xxx_suspend, \
653 .resume = bcm7xxx_config_init, \
654}
655
b560a58c 656static struct phy_driver bcm7xxx_driver[] = {
430ad68f 657 BCM7XXX_28NM_GPHY(PHY_ID_BCM7250, "Broadcom BCM7250"),
83ee102a
DB		 658 BCM7XXX_28NM_EPHY(PHY_ID_BCM7260, "Broadcom BCM7260"),
659 BCM7XXX_28NM_EPHY(PHY_ID_BCM7268, "Broadcom BCM7268"),
660 BCM7XXX_28NM_EPHY(PHY_ID_BCM7271, "Broadcom BCM7271"),
582d0ac3 661 BCM7XXX_28NM_GPHY(PHY_ID_BCM7278, "Broadcom BCM7278"),
430ad68f 662 BCM7XXX_28NM_GPHY(PHY_ID_BCM7364, "Broadcom BCM7364"),
153df3c7 663 BCM7XXX_28NM_GPHY(PHY_ID_BCM7366, "Broadcom BCM7366"),
b08d46b0 664 BCM7XXX_28NM_GPHY(PHY_ID_BCM74371, "Broadcom BCM74371"),
153df3c7 665 BCM7XXX_28NM_GPHY(PHY_ID_BCM7439, "Broadcom BCM7439"),
59e33c2b 666 BCM7XXX_28NM_GPHY(PHY_ID_BCM7439_2, "Broadcom BCM7439 (2)"),
153df3c7 667 BCM7XXX_28NM_GPHY(PHY_ID_BCM7445, "Broadcom BCM7445"),
4cef191d
JS		 668 BCM7XXX_40NM_EPHY(PHY_ID_BCM7346, "Broadcom BCM7346"),
669 BCM7XXX_40NM_EPHY(PHY_ID_BCM7362, "Broadcom BCM7362"),
3125c081
FF		 670 BCM7XXX_40NM_EPHY(PHY_ID_BCM7425, "Broadcom BCM7425"),
671 BCM7XXX_40NM_EPHY(PHY_ID_BCM7429, "Broadcom BCM7429"),
672 BCM7XXX_40NM_EPHY(PHY_ID_BCM7435, "Broadcom BCM7435"),
b6333531 673};
b560a58c
FF		 674
675static struct mdio_device_id __maybe_unused bcm7xxx_tbl[] = {
430ad68f 676 { PHY_ID_BCM7250, 0xfffffff0, },
83ee102a
DB		 677 { PHY_ID_BCM7260, 0xfffffff0, },
678 { PHY_ID_BCM7268, 0xfffffff0, },
679 { PHY_ID_BCM7271, 0xfffffff0, },
582d0ac3 680 { PHY_ID_BCM7278, 0xfffffff0, },
430ad68f 681 { PHY_ID_BCM7364, 0xfffffff0, },
b560a58c 682 { PHY_ID_BCM7366, 0xfffffff0, },
4cef191d
JS		 683 { PHY_ID_BCM7346, 0xfffffff0, },
684 { PHY_ID_BCM7362, 0xfffffff0, },
d068b02c
PG		 685 { PHY_ID_BCM7425, 0xfffffff0, },
686 { PHY_ID_BCM7429, 0xfffffff0, },
b08d46b0 687 { PHY_ID_BCM74371, 0xfffffff0, },
b560a58c 688 { PHY_ID_BCM7439, 0xfffffff0, },
9458ceab 689 { PHY_ID_BCM7435, 0xfffffff0, },
b560a58c 690 { PHY_ID_BCM7445, 0xfffffff0, },
b560a58c
FF		 691 { }
692};
693
50fd7150 694module_phy_driver(bcm7xxx_driver);
b560a58c
FF		 695
696MODULE_DEVICE_TABLE(mdio, bcm7xxx_tbl);
697
698MODULE_DESCRIPTION("Broadcom BCM7xxx internal PHY driver");
699MODULE_LICENSE("GPL");
700MODULE_AUTHOR("Broadcom Corporation");