projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
e1000: Fix for e1000 kills IPMI on a tagged vlan.
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / ixgbe / ixgbe_type.h
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
3efac5a0 4 Copyright(c) 1999 - 2009 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#ifndef _IXGBE_TYPE_H_
29#define _IXGBE_TYPE_H_
30
31#include <linux/types.h>
6b73e10d 32#include <linux/mdio.h>
ccffad25 33#include <linux/list.h>
9a799d71
AK		 34
35/* Vendor ID */
36#define IXGBE_INTEL_VENDOR_ID 0x8086
37
38/* Device IDs */
1e336d0f 39#define IXGBE_DEV_ID_82598 0x10B6
2f21bdd3 40#define IXGBE_DEV_ID_82598_BX 0x1508
9a799d71
AK		 41#define IXGBE_DEV_ID_82598AF_DUAL_PORT 0x10C6
42#define IXGBE_DEV_ID_82598AF_SINGLE_PORT 0x10C7
c4900be0 43#define IXGBE_DEV_ID_82598EB_SFP_LOM 0x10DB
0befdb3e 44#define IXGBE_DEV_ID_82598AT 0x10C8
3845bec0 45#define IXGBE_DEV_ID_82598AT2 0x150B
9a799d71 46#define IXGBE_DEV_ID_82598EB_CX4 0x10DD
8d792cd9 47#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT 0x10EC
c4900be0
DS		 48#define IXGBE_DEV_ID_82598_DA_DUAL_PORT 0x10F1
49#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM 0x10E1
b95f5fcb 50#define IXGBE_DEV_ID_82598EB_XF_LR 0x10F4
11afc1b1
PW		 51#define IXGBE_DEV_ID_82599_KX4 0x10F7
52#define IXGBE_DEV_ID_82599_SFP 0x10FB
1fcf03e6 53#define IXGBE_DEV_ID_82599_XAUI_LOM 0x10FC
9a799d71
AK		 54
55/* General Registers */
56#define IXGBE_CTRL 0x00000
57#define IXGBE_STATUS 0x00008
58#define IXGBE_CTRL_EXT 0x00018
59#define IXGBE_ESDP 0x00020
60#define IXGBE_EODSDP 0x00028
11afc1b1 61#define IXGBE_I2CCTL 0x00028
9a799d71
AK		 62#define IXGBE_LEDCTL 0x00200
63#define IXGBE_FRTIMER 0x00048
64#define IXGBE_TCPTIMER 0x0004C
11afc1b1
PW		 65#define IXGBE_CORESPARE 0x00600
66#define IXGBE_EXVET 0x05078
9a799d71
AK		 67
68/* NVM Registers */
69#define IXGBE_EEC 0x10010
70#define IXGBE_EERD 0x10014
71#define IXGBE_FLA 0x1001C
72#define IXGBE_EEMNGCTL 0x10110
73#define IXGBE_EEMNGDATA 0x10114
74#define IXGBE_FLMNGCTL 0x10118
75#define IXGBE_FLMNGDATA 0x1011C
76#define IXGBE_FLMNGCNT 0x10120
77#define IXGBE_FLOP 0x1013C
78#define IXGBE_GRC 0x10200
79
11afc1b1
PW		 80/* General Receive Control */
81#define IXGBE_GRC_MNG 0x00000001 /* Manageability Enable */
82#define IXGBE_GRC_APME 0x00000002 /* Advanced Power Management Enable */
83
84#define IXGBE_VPDDIAG0 0x10204
85#define IXGBE_VPDDIAG1 0x10208
86
87/* I2CCTL Bit Masks */
88#define IXGBE_I2C_CLK_IN 0x00000001
89#define IXGBE_I2C_CLK_OUT 0x00000002
90#define IXGBE_I2C_DATA_IN 0x00000004
91#define IXGBE_I2C_DATA_OUT 0x00000008
92
9a799d71
AK		 93/* Interrupt Registers */
94#define IXGBE_EICR 0x00800
95#define IXGBE_EICS 0x00808
96#define IXGBE_EIMS 0x00880
97#define IXGBE_EIMC 0x00888
98#define IXGBE_EIAC 0x00810
99#define IXGBE_EIAM 0x00890
11afc1b1
PW		 100#define IXGBE_EICS_EX(_i) (0x00A90 + (_i) * 4)
101#define IXGBE_EIMS_EX(_i) (0x00AA0 + (_i) * 4)
102#define IXGBE_EIMC_EX(_i) (0x00AB0 + (_i) * 4)
103#define IXGBE_EIAM_EX(_i) (0x00AD0 + (_i) * 4)
509ee935
JB		 104/*
105 * 82598 EITR is 16 bits but set the limits based on the max
106 * supported by all ixgbe hardware. 82599 EITR is only 12 bits,
107 * with the lower 3 always zero.
108 */
109#define IXGBE_MAX_INT_RATE 488281
110#define IXGBE_MIN_INT_RATE 956
111#define IXGBE_MAX_EITR 0x00000FF8
112#define IXGBE_MIN_EITR 8
11afc1b1
PW		 113#define IXGBE_EITR(_i) (((_i) <= 23) ? (0x00820 + ((_i) * 4)) : \
114 (0x012300 + (((_i) - 24) * 4)))
509ee935 115#define IXGBE_EITR_ITR_INT_MASK 0x00000FF8
11afc1b1
PW		 116#define IXGBE_EITR_LLI_MOD 0x00008000
117#define IXGBE_EITR_CNT_WDIS 0x80000000
c44ade9e 118#define IXGBE_IVAR(_i) (0x00900 + ((_i) * 4)) /* 24 at 0x900-0x960 */
11afc1b1
PW		 119#define IXGBE_IVAR_MISC 0x00A00 /* misc MSI-X interrupt causes */
120#define IXGBE_EITRSEL 0x00894
9a799d71
AK		 121#define IXGBE_MSIXT 0x00000 /* MSI-X Table. 0x0000 - 0x01C */
122#define IXGBE_MSIXPBA 0x02000 /* MSI-X Pending bit array */
c44ade9e 123#define IXGBE_PBACL(_i) (((_i) == 0) ? (0x11068) : (0x110C0 + ((_i) * 4)))
9a799d71
AK		 124#define IXGBE_GPIE 0x00898
125
126/* Flow Control Registers */
11afc1b1
PW		 127#define IXGBE_FCADBUL 0x03210
128#define IXGBE_FCADBUH 0x03214
129#define IXGBE_FCAMACL 0x04328
130#define IXGBE_FCAMACH 0x0432C
131#define IXGBE_FCRTH_82599(_i) (0x03260 + ((_i) * 4)) /* 8 of these (0-7) */
132#define IXGBE_FCRTL_82599(_i) (0x03220 + ((_i) * 4)) /* 8 of these (0-7) */
9a799d71
AK		 133#define IXGBE_PFCTOP 0x03008
134#define IXGBE_FCTTV(_i) (0x03200 + ((_i) * 4)) /* 4 of these (0-3) */
135#define IXGBE_FCRTL(_i) (0x03220 + ((_i) * 8)) /* 8 of these (0-7) */
136#define IXGBE_FCRTH(_i) (0x03260 + ((_i) * 8)) /* 8 of these (0-7) */
137#define IXGBE_FCRTV 0x032A0
11afc1b1 138#define IXGBE_FCCFG 0x03D00
9a799d71
AK		 139#define IXGBE_TFCS 0x0CE00
140
141/* Receive DMA Registers */
11afc1b1
PW		 142#define IXGBE_RDBAL(_i) (((_i) < 64) ? (0x01000 + ((_i) * 0x40)) : \
143 (0x0D000 + ((_i - 64) * 0x40)))
144#define IXGBE_RDBAH(_i) (((_i) < 64) ? (0x01004 + ((_i) * 0x40)) : \
145 (0x0D004 + ((_i - 64) * 0x40)))
146#define IXGBE_RDLEN(_i) (((_i) < 64) ? (0x01008 + ((_i) * 0x40)) : \
147 (0x0D008 + ((_i - 64) * 0x40)))
148#define IXGBE_RDH(_i) (((_i) < 64) ? (0x01010 + ((_i) * 0x40)) : \
149 (0x0D010 + ((_i - 64) * 0x40)))
150#define IXGBE_RDT(_i) (((_i) < 64) ? (0x01018 + ((_i) * 0x40)) : \
151 (0x0D018 + ((_i - 64) * 0x40)))
152#define IXGBE_RXDCTL(_i) (((_i) < 64) ? (0x01028 + ((_i) * 0x40)) : \
153 (0x0D028 + ((_i - 64) * 0x40)))
154#define IXGBE_RDDCC 0x02F20
155#define IXGBE_RXMEMWRAP 0x03190
156#define IXGBE_STARCTRL 0x03024
c44ade9e
JB		 157/*
158 * Split and Replication Receive Control Registers
159 * 00-15 : 0x02100 + n*4
160 * 16-64 : 0x01014 + n*0x40
161 * 64-127: 0x0D014 + (n-64)*0x40
162 */
163#define IXGBE_SRRCTL(_i) (((_i) <= 15) ? (0x02100 + ((_i) * 4)) : \
164 (((_i) < 64) ? (0x01014 + ((_i) * 0x40)) : \
165 (0x0D014 + ((_i - 64) * 0x40))))
166/*
167 * Rx DCA Control Register:
168 * 00-15 : 0x02200 + n*4
169 * 16-64 : 0x0100C + n*0x40
170 * 64-127: 0x0D00C + (n-64)*0x40
171 */
172#define IXGBE_DCA_RXCTRL(_i) (((_i) <= 15) ? (0x02200 + ((_i) * 4)) : \
173 (((_i) < 64) ? (0x0100C + ((_i) * 0x40)) : \
174 (0x0D00C + ((_i - 64) * 0x40))))
175#define IXGBE_RDRXCTL 0x02F00
9a799d71 176#define IXGBE_RXPBSIZE(_i) (0x03C00 + ((_i) * 4))
c44ade9e 177 /* 8 of these 0x03C00 - 0x03C1C */
9a799d71
AK		 178#define IXGBE_RXCTRL 0x03000
179#define IXGBE_DROPEN 0x03D04
180#define IXGBE_RXPBSIZE_SHIFT 10
181
182/* Receive Registers */
183#define IXGBE_RXCSUM 0x05000
184#define IXGBE_RFCTL 0x05008
c44ade9e
JB		 185#define IXGBE_DRECCCTL 0x02F08
186#define IXGBE_DRECCCTL_DISABLE 0
187/* Multicast Table Array - 128 entries */
9a799d71 188#define IXGBE_MTA(_i) (0x05200 + ((_i) * 4))
11afc1b1
PW		 189#define IXGBE_RAL(_i) (((_i) <= 15) ? (0x05400 + ((_i) * 8)) : \
190 (0x0A200 + ((_i) * 8)))
191#define IXGBE_RAH(_i) (((_i) <= 15) ? (0x05404 + ((_i) * 8)) : \
192 (0x0A204 + ((_i) * 8)))
193#define IXGBE_MPSAR_LO(_i) (0x0A600 + ((_i) * 8))
194#define IXGBE_MPSAR_HI(_i) (0x0A604 + ((_i) * 8))
c44ade9e 195/* Packet split receive type */
11afc1b1
PW		 196#define IXGBE_PSRTYPE(_i) (((_i) <= 15) ? (0x05480 + ((_i) * 4)) : \
197 (0x0EA00 + ((_i) * 4)))
c44ade9e 198/* array of 4096 1-bit vlan filters */
9a799d71 199#define IXGBE_VFTA(_i) (0x0A000 + ((_i) * 4))
c44ade9e 200/*array of 4096 4-bit vlan vmdq indices */
9a799d71 201#define IXGBE_VFTAVIND(_j, _i) (0x0A200 + ((_j) * 0x200) + ((_i) * 4))
9a799d71
AK		 202#define IXGBE_FCTRL 0x05080
203#define IXGBE_VLNCTRL 0x05088
204#define IXGBE_MCSTCTRL 0x05090
205#define IXGBE_MRQC 0x05818
11afc1b1
PW		 206#define IXGBE_SAQF(_i) (0x0E000 + ((_i) * 4)) /* Source Address Queue Filter */
207#define IXGBE_DAQF(_i) (0x0E200 + ((_i) * 4)) /* Dest. Address Queue Filter */
208#define IXGBE_SDPQF(_i) (0x0E400 + ((_i) * 4)) /* Src Dest. Addr Queue Filter */
209#define IXGBE_FTQF(_i) (0x0E600 + ((_i) * 4)) /* Five Tuple Queue Filter */
210#define IXGBE_ETQF(_i) (0x05128 + ((_i) * 4)) /* EType Queue Filter */
211#define IXGBE_ETQS(_i) (0x0EC00 + ((_i) * 4)) /* EType Queue Select */
212#define IXGBE_SYNQF 0x0EC30 /* SYN Packet Queue Filter */
213#define IXGBE_RQTC 0x0EC70
214#define IXGBE_MTQC 0x08120
215#define IXGBE_VLVF(_i) (0x0F100 + ((_i) * 4)) /* 64 of these (0-63) */
216#define IXGBE_VLVFB(_i) (0x0F200 + ((_i) * 4)) /* 128 of these (0-127) */
217#define IXGBE_VT_CTL 0x051B0
218#define IXGBE_VFRE(_i) (0x051E0 + ((_i) * 4))
219#define IXGBE_VFTE(_i) (0x08110 + ((_i) * 4))
220#define IXGBE_QDE 0x2F04
221#define IXGBE_VMOLR(_i) (0x0F000 + ((_i) * 4)) /* 64 total */
222#define IXGBE_UTA(_i) (0x0F400 + ((_i) * 4))
223#define IXGBE_VMRCTL(_i) (0x0F600 + ((_i) * 4))
224#define IXGBE_VMRVLAN(_i) (0x0F610 + ((_i) * 4))
225#define IXGBE_VMRVM(_i) (0x0F630 + ((_i) * 4))
226#define IXGBE_L34T_IMIR(_i) (0x0E800 + ((_i) * 4)) /*128 of these (0-127)*/
227#define IXGBE_LLITHRESH 0x0EC90
9a799d71
AK		 228#define IXGBE_IMIR(_i) (0x05A80 + ((_i) * 4)) /* 8 of these (0-7) */
229#define IXGBE_IMIREXT(_i) (0x05AA0 + ((_i) * 4)) /* 8 of these (0-7) */
230#define IXGBE_IMIRVP 0x05AC0
c44ade9e 231#define IXGBE_VMD_CTL 0x0581C
9a799d71
AK		 232#define IXGBE_RETA(_i) (0x05C00 + ((_i) * 4)) /* 32 of these (0-31) */
233#define IXGBE_RSSRK(_i) (0x05C80 + ((_i) * 4)) /* 10 of these (0-9) */
234
bfde493e
PWJ		 235/* Flow Director registers */
236#define IXGBE_FDIRCTRL 0x0EE00
237#define IXGBE_FDIRHKEY 0x0EE68
238#define IXGBE_FDIRSKEY 0x0EE6C
239#define IXGBE_FDIRDIP4M 0x0EE3C
240#define IXGBE_FDIRSIP4M 0x0EE40
241#define IXGBE_FDIRTCPM 0x0EE44
242#define IXGBE_FDIRUDPM 0x0EE48
243#define IXGBE_FDIRIP6M 0x0EE74
244#define IXGBE_FDIRM 0x0EE70
245
246/* Flow Director Stats registers */
247#define IXGBE_FDIRFREE 0x0EE38
248#define IXGBE_FDIRLEN 0x0EE4C
249#define IXGBE_FDIRUSTAT 0x0EE50
250#define IXGBE_FDIRFSTAT 0x0EE54
251#define IXGBE_FDIRMATCH 0x0EE58
252#define IXGBE_FDIRMISS 0x0EE5C
253
254/* Flow Director Programming registers */
255#define IXGBE_FDIRSIPv6(_i) (0x0EE0C + ((_i) * 4)) /* 3 of these (0-2) */
256#define IXGBE_FDIRIPSA 0x0EE18
257#define IXGBE_FDIRIPDA 0x0EE1C
258#define IXGBE_FDIRPORT 0x0EE20
259#define IXGBE_FDIRVLAN 0x0EE24
260#define IXGBE_FDIRHASH 0x0EE28
261#define IXGBE_FDIRCMD 0x0EE2C
262
9a799d71 263/* Transmit DMA registers */
c44ade9e 264#define IXGBE_TDBAL(_i) (0x06000 + ((_i) * 0x40)) /* 32 of these (0-31)*/
9a799d71
AK		 265#define IXGBE_TDBAH(_i) (0x06004 + ((_i) * 0x40))
266#define IXGBE_TDLEN(_i) (0x06008 + ((_i) * 0x40))
267#define IXGBE_TDH(_i) (0x06010 + ((_i) * 0x40))
268#define IXGBE_TDT(_i) (0x06018 + ((_i) * 0x40))
269#define IXGBE_TXDCTL(_i) (0x06028 + ((_i) * 0x40))
270#define IXGBE_TDWBAL(_i) (0x06038 + ((_i) * 0x40))
271#define IXGBE_TDWBAH(_i) (0x0603C + ((_i) * 0x40))
272#define IXGBE_DTXCTL 0x07E00
c44ade9e 273
11afc1b1
PW		 274#define IXGBE_DMATXCTL 0x04A80
275#define IXGBE_DTXMXSZRQ 0x08100
276#define IXGBE_DTXTCPFLGL 0x04A88
277#define IXGBE_DTXTCPFLGH 0x04A8C
278#define IXGBE_LBDRPEN 0x0CA00
279#define IXGBE_TXPBTHRESH(_i) (0x04950 + ((_i) * 4)) /* 8 of these 0 - 7 */
280
281#define IXGBE_DMATXCTL_TE 0x1 /* Transmit Enable */
282#define IXGBE_DMATXCTL_NS 0x2 /* No Snoop LSO hdr buffer */
283#define IXGBE_DMATXCTL_GDV 0x8 /* Global Double VLAN */
284#define IXGBE_DMATXCTL_VT_SHIFT 16 /* VLAN EtherType */
c44ade9e 285#define IXGBE_DCA_TXCTRL(_i) (0x07200 + ((_i) * 4)) /* 16 of these (0-15) */
11afc1b1
PW		 286/* Tx DCA Control register : 128 of these (0-127) */
287#define IXGBE_DCA_TXCTRL_82599(_i) (0x0600C + ((_i) * 0x40))
9a799d71 288#define IXGBE_TIPG 0x0CB00
c44ade9e 289#define IXGBE_TXPBSIZE(_i) (0x0CC00 + ((_i) * 4)) /* 8 of these */
9a799d71
AK		 290#define IXGBE_MNGTXMAP 0x0CD10
291#define IXGBE_TIPG_FIBER_DEFAULT 3
292#define IXGBE_TXPBSIZE_SHIFT 10
293
294/* Wake up registers */
295#define IXGBE_WUC 0x05800
296#define IXGBE_WUFC 0x05808
297#define IXGBE_WUS 0x05810
298#define IXGBE_IPAV 0x05838
299#define IXGBE_IP4AT 0x05840 /* IPv4 table 0x5840-0x5858 */
300#define IXGBE_IP6AT 0x05880 /* IPv6 table 0x5880-0x588F */
c44ade9e 301
9a799d71
AK		 302#define IXGBE_WUPL 0x05900
303#define IXGBE_WUPM 0x05A00 /* wake up pkt memory 0x5A00-0x5A7C */
11afc1b1
PW		 304#define IXGBE_FHFT(_n) (0x09000 + (_n * 0x100)) /* Flex host filter table */
305#define IXGBE_FHFT_EXT(_n) (0x09800 + (_n * 0x100)) /* Ext Flexible Host
306 * Filter Table */
307
308#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX 4
309#define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX 2
310
311/* Each Flexible Filter is at most 128 (0x80) bytes in length */
312#define IXGBE_FLEXIBLE_FILTER_SIZE_MAX 128
313#define IXGBE_FHFT_LENGTH_OFFSET 0xFC /* Length byte in FHFT */
314#define IXGBE_FHFT_LENGTH_MASK 0x0FF /* Length in lower byte */
315
316/* Definitions for power management and wakeup registers */
317/* Wake Up Control */
318#define IXGBE_WUC_PME_EN 0x00000002 /* PME Enable */
319#define IXGBE_WUC_PME_STATUS 0x00000004 /* PME Status */
320#define IXGBE_WUC_ADVD3WUC 0x00000010 /* D3Cold wake up cap. enable*/
321
322/* Wake Up Filter Control */
323#define IXGBE_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */
324#define IXGBE_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */
325#define IXGBE_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */
326#define IXGBE_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */
327#define IXGBE_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */
328#define IXGBE_WUFC_ARP 0x00000020 /* ARP Request Packet Wakeup Enable */
329#define IXGBE_WUFC_IPV4 0x00000040 /* Directed IPv4 Packet Wakeup Enable */
330#define IXGBE_WUFC_IPV6 0x00000080 /* Directed IPv6 Packet Wakeup Enable */
331#define IXGBE_WUFC_MNG 0x00000100 /* Directed Mgmt Packet Wakeup Enable */
332
333#define IXGBE_WUFC_IGNORE_TCO 0x00008000 /* Ignore WakeOn TCO packets */
334#define IXGBE_WUFC_FLX0 0x00010000 /* Flexible Filter 0 Enable */
335#define IXGBE_WUFC_FLX1 0x00020000 /* Flexible Filter 1 Enable */
336#define IXGBE_WUFC_FLX2 0x00040000 /* Flexible Filter 2 Enable */
337#define IXGBE_WUFC_FLX3 0x00080000 /* Flexible Filter 3 Enable */
338#define IXGBE_WUFC_FLX4 0x00100000 /* Flexible Filter 4 Enable */
339#define IXGBE_WUFC_FLX5 0x00200000 /* Flexible Filter 5 Enable */
340#define IXGBE_WUFC_FLX_FILTERS 0x000F0000 /* Mask for 4 flex filters */
341#define IXGBE_WUFC_EXT_FLX_FILTERS 0x00300000 /* Mask for Ext. flex filters */
342#define IXGBE_WUFC_ALL_FILTERS 0x003F00FF /* Mask for all 6 wakeup filters*/
343#define IXGBE_WUFC_FLX_OFFSET 16 /* Offset to the Flexible Filters bits */
344
345/* Wake Up Status */
346#define IXGBE_WUS_LNKC IXGBE_WUFC_LNKC
347#define IXGBE_WUS_MAG IXGBE_WUFC_MAG
348#define IXGBE_WUS_EX IXGBE_WUFC_EX
349#define IXGBE_WUS_MC IXGBE_WUFC_MC
350#define IXGBE_WUS_BC IXGBE_WUFC_BC
351#define IXGBE_WUS_ARP IXGBE_WUFC_ARP
352#define IXGBE_WUS_IPV4 IXGBE_WUFC_IPV4
353#define IXGBE_WUS_IPV6 IXGBE_WUFC_IPV6
354#define IXGBE_WUS_MNG IXGBE_WUFC_MNG
355#define IXGBE_WUS_FLX0 IXGBE_WUFC_FLX0
356#define IXGBE_WUS_FLX1 IXGBE_WUFC_FLX1
357#define IXGBE_WUS_FLX2 IXGBE_WUFC_FLX2
358#define IXGBE_WUS_FLX3 IXGBE_WUFC_FLX3
359#define IXGBE_WUS_FLX4 IXGBE_WUFC_FLX4
360#define IXGBE_WUS_FLX5 IXGBE_WUFC_FLX5
361#define IXGBE_WUS_FLX_FILTERS IXGBE_WUFC_FLX_FILTERS
362
363/* Wake Up Packet Length */
364#define IXGBE_WUPL_LENGTH_MASK 0xFFFF
365
366/* DCB registers */
9a799d71
AK		 367#define IXGBE_RMCS 0x03D00
368#define IXGBE_DPMCS 0x07F40
369#define IXGBE_PDPMCS 0x0CD00
370#define IXGBE_RUPPBMR 0x050A0
371#define IXGBE_RT2CR(_i) (0x03C20 + ((_i) * 4)) /* 8 of these (0-7) */
372#define IXGBE_RT2SR(_i) (0x03C40 + ((_i) * 4)) /* 8 of these (0-7) */
373#define IXGBE_TDTQ2TCCR(_i) (0x0602C + ((_i) * 0x40)) /* 8 of these (0-7) */
374#define IXGBE_TDTQ2TCSR(_i) (0x0622C + ((_i) * 0x40)) /* 8 of these (0-7) */
375#define IXGBE_TDPT2TCCR(_i) (0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */
376#define IXGBE_TDPT2TCSR(_i) (0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) */
377
c44ade9e 378
11afc1b1
PW		 379/* Security Control Registers */
380#define IXGBE_SECTXCTRL 0x08800
381#define IXGBE_SECTXSTAT 0x08804
382#define IXGBE_SECTXBUFFAF 0x08808
383#define IXGBE_SECTXMINIFG 0x08810
384#define IXGBE_SECTXSTAT 0x08804
385#define IXGBE_SECRXCTRL 0x08D00
386#define IXGBE_SECRXSTAT 0x08D04
387
388/* Security Bit Fields and Masks */
389#define IXGBE_SECTXCTRL_SECTX_DIS 0x00000001
390#define IXGBE_SECTXCTRL_TX_DIS 0x00000002
391#define IXGBE_SECTXCTRL_STORE_FORWARD 0x00000004
392
393#define IXGBE_SECTXSTAT_SECTX_RDY 0x00000001
394#define IXGBE_SECTXSTAT_ECC_TXERR 0x00000002
395
396#define IXGBE_SECRXCTRL_SECRX_DIS 0x00000001
397#define IXGBE_SECRXCTRL_RX_DIS 0x00000002
398
399#define IXGBE_SECRXSTAT_SECRX_RDY 0x00000001
400#define IXGBE_SECRXSTAT_ECC_RXERR 0x00000002
401
402/* LinkSec (MacSec) Registers */
403#define IXGBE_LSECTXCAP 0x08A00
404#define IXGBE_LSECRXCAP 0x08F00
405#define IXGBE_LSECTXCTRL 0x08A04
406#define IXGBE_LSECTXSCL 0x08A08 /* SCI Low */
407#define IXGBE_LSECTXSCH 0x08A0C /* SCI High */
408#define IXGBE_LSECTXSA 0x08A10
409#define IXGBE_LSECTXPN0 0x08A14
410#define IXGBE_LSECTXPN1 0x08A18
411#define IXGBE_LSECTXKEY0(_n) (0x08A1C + (4 * (_n))) /* 4 of these (0-3) */
412#define IXGBE_LSECTXKEY1(_n) (0x08A2C + (4 * (_n))) /* 4 of these (0-3) */
413#define IXGBE_LSECRXCTRL 0x08F04
414#define IXGBE_LSECRXSCL 0x08F08
415#define IXGBE_LSECRXSCH 0x08F0C
416#define IXGBE_LSECRXSA(_i) (0x08F10 + (4 * (_i))) /* 2 of these (0-1) */
417#define IXGBE_LSECRXPN(_i) (0x08F18 + (4 * (_i))) /* 2 of these (0-1) */
418#define IXGBE_LSECRXKEY(_n, _m) (0x08F20 + ((0x10 * (_n)) + (4 * (_m))))
419#define IXGBE_LSECTXUT 0x08A3C /* OutPktsUntagged */
420#define IXGBE_LSECTXPKTE 0x08A40 /* OutPktsEncrypted */
421#define IXGBE_LSECTXPKTP 0x08A44 /* OutPktsProtected */
422#define IXGBE_LSECTXOCTE 0x08A48 /* OutOctetsEncrypted */
423#define IXGBE_LSECTXOCTP 0x08A4C /* OutOctetsProtected */
424#define IXGBE_LSECRXUT 0x08F40 /* InPktsUntagged/InPktsNoTag */
425#define IXGBE_LSECRXOCTD 0x08F44 /* InOctetsDecrypted */
426#define IXGBE_LSECRXOCTV 0x08F48 /* InOctetsValidated */
427#define IXGBE_LSECRXBAD 0x08F4C /* InPktsBadTag */
428#define IXGBE_LSECRXNOSCI 0x08F50 /* InPktsNoSci */
429#define IXGBE_LSECRXUNSCI 0x08F54 /* InPktsUnknownSci */
430#define IXGBE_LSECRXUNCH 0x08F58 /* InPktsUnchecked */
431#define IXGBE_LSECRXDELAY 0x08F5C /* InPktsDelayed */
432#define IXGBE_LSECRXLATE 0x08F60 /* InPktsLate */
433#define IXGBE_LSECRXOK(_n) (0x08F64 + (0x04 * (_n))) /* InPktsOk */
434#define IXGBE_LSECRXINV(_n) (0x08F6C + (0x04 * (_n))) /* InPktsInvalid */
435#define IXGBE_LSECRXNV(_n) (0x08F74 + (0x04 * (_n))) /* InPktsNotValid */
436#define IXGBE_LSECRXUNSA 0x08F7C /* InPktsUnusedSa */
437#define IXGBE_LSECRXNUSA 0x08F80 /* InPktsNotUsingSa */
438
439/* LinkSec (MacSec) Bit Fields and Masks */
440#define IXGBE_LSECTXCAP_SUM_MASK 0x00FF0000
441#define IXGBE_LSECTXCAP_SUM_SHIFT 16
442#define IXGBE_LSECRXCAP_SUM_MASK 0x00FF0000
443#define IXGBE_LSECRXCAP_SUM_SHIFT 16
444
445#define IXGBE_LSECTXCTRL_EN_MASK 0x00000003
446#define IXGBE_LSECTXCTRL_DISABLE 0x0
447#define IXGBE_LSECTXCTRL_AUTH 0x1
448#define IXGBE_LSECTXCTRL_AUTH_ENCRYPT 0x2
449#define IXGBE_LSECTXCTRL_AISCI 0x00000020
450#define IXGBE_LSECTXCTRL_PNTHRSH_MASK 0xFFFFFF00
451#define IXGBE_LSECTXCTRL_RSV_MASK 0x000000D8
452
453#define IXGBE_LSECRXCTRL_EN_MASK 0x0000000C
454#define IXGBE_LSECRXCTRL_EN_SHIFT 2
455#define IXGBE_LSECRXCTRL_DISABLE 0x0
456#define IXGBE_LSECRXCTRL_CHECK 0x1
457#define IXGBE_LSECRXCTRL_STRICT 0x2
458#define IXGBE_LSECRXCTRL_DROP 0x3
459#define IXGBE_LSECRXCTRL_PLSH 0x00000040
460#define IXGBE_LSECRXCTRL_RP 0x00000080
461#define IXGBE_LSECRXCTRL_RSV_MASK 0xFFFFFF33
462
463/* IpSec Registers */
464#define IXGBE_IPSTXIDX 0x08900
465#define IXGBE_IPSTXSALT 0x08904
466#define IXGBE_IPSTXKEY(_i) (0x08908 + (4 * (_i))) /* 4 of these (0-3) */
467#define IXGBE_IPSRXIDX 0x08E00
468#define IXGBE_IPSRXIPADDR(_i) (0x08E04 + (4 * (_i))) /* 4 of these (0-3) */
469#define IXGBE_IPSRXSPI 0x08E14
470#define IXGBE_IPSRXIPIDX 0x08E18
471#define IXGBE_IPSRXKEY(_i) (0x08E1C + (4 * (_i))) /* 4 of these (0-3) */
472#define IXGBE_IPSRXSALT 0x08E2C
473#define IXGBE_IPSRXMOD 0x08E30
474
475#define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE 0x4
476
f8212f97
AD		 477/* HW RSC registers */
478#define IXGBE_RSCCTL(_i) (((_i) < 64) ? (0x0102C + ((_i) * 0x40)) : \
479 (0x0D02C + ((_i - 64) * 0x40)))
480#define IXGBE_RSCDBU 0x03028
481#define IXGBE_RSCCTL_RSCEN 0x01
482#define IXGBE_RSCCTL_MAXDESC_1 0x00
483#define IXGBE_RSCCTL_MAXDESC_4 0x04
484#define IXGBE_RSCCTL_MAXDESC_8 0x08
485#define IXGBE_RSCCTL_MAXDESC_16 0x0C
486#define IXGBE_RXDADV_RSCCNT_SHIFT 17
487#define IXGBE_GPIE_RSC_DELAY_SHIFT 11
488#define IXGBE_RXDADV_RSCCNT_MASK 0x001E0000
489#define IXGBE_RSCDBU_RSCACKDIS 0x00000080
490#define IXGBE_RDRXCTL_RSCFRSTSIZE 0x003E0000
491
11afc1b1
PW		 492/* DCB registers */
493#define IXGBE_RTRPCS 0x02430
494#define IXGBE_RTTDCS 0x04900
495#define IXGBE_RTTPCS 0x0CD00
496#define IXGBE_RTRUP2TC 0x03020
497#define IXGBE_RTTUP2TC 0x0C800
498#define IXGBE_RTRPT4C(_i) (0x02140 + ((_i) * 4)) /* 8 of these (0-7) */
499#define IXGBE_RTRPT4S(_i) (0x02160 + ((_i) * 4)) /* 8 of these (0-7) */
500#define IXGBE_RTTDT2C(_i) (0x04910 + ((_i) * 4)) /* 8 of these (0-7) */
501#define IXGBE_RTTDT2S(_i) (0x04930 + ((_i) * 4)) /* 8 of these (0-7) */
502#define IXGBE_RTTPT2C(_i) (0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */
503#define IXGBE_RTTPT2S(_i) (0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) */
504#define IXGBE_RTTDQSEL 0x04904
505#define IXGBE_RTTDT1C 0x04908
506#define IXGBE_RTTDT1S 0x0490C
507#define IXGBE_RTTDTECC 0x04990
508#define IXGBE_RTTDTECC_NO_BCN 0x00000100
509#define IXGBE_RTTBCNRC 0x04984
c44ade9e 510
bff66176
YZ		 511/* FCoE registers */
512#define IXGBE_FCPTRL 0x02410 /* FC User Desc. PTR Low */
513#define IXGBE_FCPTRH 0x02414 /* FC USer Desc. PTR High */
514#define IXGBE_FCBUFF 0x02418 /* FC Buffer Control */
515#define IXGBE_FCDMARW 0x02420 /* FC Receive DMA RW */
516#define IXGBE_FCINVST0 0x03FC0 /* FC Invalid DMA Context Status Reg 0 */
517#define IXGBE_FCINVST(_i) (IXGBE_FCINVST0 + ((_i) * 4))
518#define IXGBE_FCBUFF_VALID (1 << 0) /* DMA Context Valid */
519#define IXGBE_FCBUFF_BUFFSIZE (3 << 3) /* User Buffer Size */
520#define IXGBE_FCBUFF_WRCONTX (1 << 7) /* 0: Initiator, 1: Target */
521#define IXGBE_FCBUFF_BUFFCNT 0x0000ff00 /* Number of User Buffers */
522#define IXGBE_FCBUFF_OFFSET 0xffff0000 /* User Buffer Offset */
523#define IXGBE_FCBUFF_BUFFSIZE_SHIFT 3
524#define IXGBE_FCBUFF_BUFFCNT_SHIFT 8
525#define IXGBE_FCBUFF_OFFSET_SHIFT 16
526#define IXGBE_FCDMARW_WE (1 << 14) /* Write enable */
527#define IXGBE_FCDMARW_RE (1 << 15) /* Read enable */
528#define IXGBE_FCDMARW_FCOESEL 0x000001ff /* FC X_ID: 11 bits */
529#define IXGBE_FCDMARW_LASTSIZE 0xffff0000 /* Last User Buffer Size */
530#define IXGBE_FCDMARW_LASTSIZE_SHIFT 16
531
532/* FCoE SOF/EOF */
533#define IXGBE_TEOFF 0x04A94 /* Tx FC EOF */
534#define IXGBE_TSOFF 0x04A98 /* Tx FC SOF */
535#define IXGBE_REOFF 0x05158 /* Rx FC EOF */
536#define IXGBE_RSOFF 0x051F8 /* Rx FC SOF */
537/* FCoE Filter Context Registers */
538#define IXGBE_FCFLT 0x05108 /* FC FLT Context */
539#define IXGBE_FCFLTRW 0x05110 /* FC Filter RW Control */
540#define IXGBE_FCPARAM 0x051d8 /* FC Offset Parameter */
541#define IXGBE_FCFLT_VALID (1 << 0) /* Filter Context Valid */
542#define IXGBE_FCFLT_FIRST (1 << 1) /* Filter First */
543#define IXGBE_FCFLT_SEQID 0x00ff0000 /* Sequence ID */
544#define IXGBE_FCFLT_SEQCNT 0xff000000 /* Sequence Count */
545#define IXGBE_FCFLTRW_RVALDT (1 << 13) /* Fast Re-Validation */
546#define IXGBE_FCFLTRW_WE (1 << 14) /* Write Enable */
547#define IXGBE_FCFLTRW_RE (1 << 15) /* Read Enable */
548/* FCoE Receive Control */
549#define IXGBE_FCRXCTRL 0x05100 /* FC Receive Control */
550#define IXGBE_FCRXCTRL_FCOELLI (1 << 0) /* Low latency interrupt */
551#define IXGBE_FCRXCTRL_SAVBAD (1 << 1) /* Save Bad Frames */
552#define IXGBE_FCRXCTRL_FRSTRDH (1 << 2) /* EN 1st Read Header */
553#define IXGBE_FCRXCTRL_LASTSEQH (1 << 3) /* EN Last Header in Seq */
554#define IXGBE_FCRXCTRL_ALLH (1 << 4) /* EN All Headers */
555#define IXGBE_FCRXCTRL_FRSTSEQH (1 << 5) /* EN 1st Seq. Header */
556#define IXGBE_FCRXCTRL_ICRC (1 << 6) /* Ignore Bad FC CRC */
557#define IXGBE_FCRXCTRL_FCCRCBO (1 << 7) /* FC CRC Byte Ordering */
558#define IXGBE_FCRXCTRL_FCOEVER 0x00000f00 /* FCoE Version: 4 bits */
559#define IXGBE_FCRXCTRL_FCOEVER_SHIFT 8
560/* FCoE Redirection */
561#define IXGBE_FCRECTL 0x0ED00 /* FC Redirection Control */
562#define IXGBE_FCRETA0 0x0ED10 /* FC Redirection Table 0 */
563#define IXGBE_FCRETA(_i) (IXGBE_FCRETA0 + ((_i) * 4)) /* FCoE Redir */
564#define IXGBE_FCRECTL_ENA 0x1 /* FCoE Redir Table Enable */
565#define IXGBE_FCRETA_SIZE 8 /* Max entries in FCRETA */
566#define IXGBE_FCRETA_ENTRY_MASK 0x0000007f /* 7 bits for the queue index */
567
9a799d71
AK		 568/* Stats registers */
569#define IXGBE_CRCERRS 0x04000
570#define IXGBE_ILLERRC 0x04004
571#define IXGBE_ERRBC 0x04008
572#define IXGBE_MSPDC 0x04010
573#define IXGBE_MPC(_i) (0x03FA0 + ((_i) * 4)) /* 8 of these 3FA0-3FBC*/
574#define IXGBE_MLFC 0x04034
575#define IXGBE_MRFC 0x04038
576#define IXGBE_RLEC 0x04040
577#define IXGBE_LXONTXC 0x03F60
578#define IXGBE_LXONRXC 0x0CF60
579#define IXGBE_LXOFFTXC 0x03F68
580#define IXGBE_LXOFFRXC 0x0CF68
11afc1b1
PW		 581#define IXGBE_LXONRXCNT 0x041A4
582#define IXGBE_LXOFFRXCNT 0x041A8
583#define IXGBE_PXONRXCNT(_i) (0x04140 + ((_i) * 4)) /* 8 of these */
584#define IXGBE_PXOFFRXCNT(_i) (0x04160 + ((_i) * 4)) /* 8 of these */
585#define IXGBE_PXON2OFFCNT(_i) (0x03240 + ((_i) * 4)) /* 8 of these */
9a799d71
AK		 586#define IXGBE_PXONTXC(_i) (0x03F00 + ((_i) * 4)) /* 8 of these 3F00-3F1C*/
587#define IXGBE_PXONRXC(_i) (0x0CF00 + ((_i) * 4)) /* 8 of these CF00-CF1C*/
588#define IXGBE_PXOFFTXC(_i) (0x03F20 + ((_i) * 4)) /* 8 of these 3F20-3F3C*/
589#define IXGBE_PXOFFRXC(_i) (0x0CF20 + ((_i) * 4)) /* 8 of these CF20-CF3C*/
590#define IXGBE_PRC64 0x0405C
591#define IXGBE_PRC127 0x04060
592#define IXGBE_PRC255 0x04064
593#define IXGBE_PRC511 0x04068
594#define IXGBE_PRC1023 0x0406C
595#define IXGBE_PRC1522 0x04070
596#define IXGBE_GPRC 0x04074
597#define IXGBE_BPRC 0x04078
598#define IXGBE_MPRC 0x0407C
599#define IXGBE_GPTC 0x04080
600#define IXGBE_GORCL 0x04088
601#define IXGBE_GORCH 0x0408C
602#define IXGBE_GOTCL 0x04090
603#define IXGBE_GOTCH 0x04094
604#define IXGBE_RNBC(_i) (0x03FC0 + ((_i) * 4)) /* 8 of these 3FC0-3FDC*/
605#define IXGBE_RUC 0x040A4
606#define IXGBE_RFC 0x040A8
607#define IXGBE_ROC 0x040AC
608#define IXGBE_RJC 0x040B0
609#define IXGBE_MNGPRC 0x040B4
610#define IXGBE_MNGPDC 0x040B8
611#define IXGBE_MNGPTC 0x0CF90
612#define IXGBE_TORL 0x040C0
613#define IXGBE_TORH 0x040C4
614#define IXGBE_TPR 0x040D0
615#define IXGBE_TPT 0x040D4
616#define IXGBE_PTC64 0x040D8
617#define IXGBE_PTC127 0x040DC
618#define IXGBE_PTC255 0x040E0
619#define IXGBE_PTC511 0x040E4
620#define IXGBE_PTC1023 0x040E8
621#define IXGBE_PTC1522 0x040EC
622#define IXGBE_MPTC 0x040F0
623#define IXGBE_BPTC 0x040F4
624#define IXGBE_XEC 0x04120
11afc1b1 625#define IXGBE_SSVPC 0x08780
9a799d71 626
11afc1b1
PW		 627#define IXGBE_RQSMR(_i) (0x02300 + ((_i) * 4))
628#define IXGBE_TQSMR(_i) (((_i) <= 7) ? (0x07300 + ((_i) * 4)) : \
629 (0x08600 + ((_i) * 4)))
630#define IXGBE_TQSM(_i) (0x08600 + ((_i) * 4))
9a799d71
AK		 631
632#define IXGBE_QPRC(_i) (0x01030 + ((_i) * 0x40)) /* 16 of these */
633#define IXGBE_QPTC(_i) (0x06030 + ((_i) * 0x40)) /* 16 of these */
634#define IXGBE_QBRC(_i) (0x01034 + ((_i) * 0x40)) /* 16 of these */
635#define IXGBE_QBTC(_i) (0x06034 + ((_i) * 0x40)) /* 16 of these */
11afc1b1
PW		 636#define IXGBE_QPRDC(_i) (0x01430 + ((_i) * 0x40)) /* 16 of these */
637#define IXGBE_QBTC_L(_i) (0x08700 + ((_i) * 0x8)) /* 16 of these */
638#define IXGBE_QBTC_H(_i) (0x08704 + ((_i) * 0x8)) /* 16 of these */
bff66176
YZ		 639#define IXGBE_FCCRC 0x05118 /* Count of Good Eth CRC w/ Bad FC CRC */
640#define IXGBE_FCOERPDC 0x0241C /* FCoE Rx Packets Dropped Count */
641#define IXGBE_FCLAST 0x02424 /* FCoE Last Error Count */
642#define IXGBE_FCOEPRC 0x02428 /* Number of FCoE Packets Received */
643#define IXGBE_FCOEDWRC 0x0242C /* Number of FCoE DWords Received */
644#define IXGBE_FCOEPTC 0x08784 /* Number of FCoE Packets Transmitted */
645#define IXGBE_FCOEDWTC 0x08788 /* Number of FCoE DWords Transmitted */
9a799d71
AK		 646
647/* Management */
648#define IXGBE_MAVTV(_i) (0x05010 + ((_i) * 4)) /* 8 of these (0-7) */
649#define IXGBE_MFUTP(_i) (0x05030 + ((_i) * 4)) /* 8 of these (0-7) */
650#define IXGBE_MANC 0x05820
651#define IXGBE_MFVAL 0x05824
652#define IXGBE_MANC2H 0x05860
653#define IXGBE_MDEF(_i) (0x05890 + ((_i) * 4)) /* 8 of these (0-7) */
654#define IXGBE_MIPAF 0x058B0
655#define IXGBE_MMAL(_i) (0x05910 + ((_i) * 8)) /* 4 of these (0-3) */
656#define IXGBE_MMAH(_i) (0x05914 + ((_i) * 8)) /* 4 of these (0-3) */
657#define IXGBE_FTFT 0x09400 /* 0x9400-0x97FC */
11afc1b1
PW		 658#define IXGBE_METF(_i) (0x05190 + ((_i) * 4)) /* 4 of these (0-3) */
659#define IXGBE_MDEF_EXT(_i) (0x05160 + ((_i) * 4)) /* 8 of these (0-7) */
660#define IXGBE_LSWFW 0x15014
9a799d71
AK		 661
662/* ARC Subsystem registers */
663#define IXGBE_HICR 0x15F00
664#define IXGBE_FWSTS 0x15F0C
665#define IXGBE_HSMC0R 0x15F04
666#define IXGBE_HSMC1R 0x15F08
667#define IXGBE_SWSR 0x15F10
668#define IXGBE_HFDR 0x15FE8
669#define IXGBE_FLEX_MNG 0x15800 /* 0x15800 - 0x15EFC */
670
671/* PCI-E registers */
672#define IXGBE_GCR 0x11000
673#define IXGBE_GTV 0x11004
674#define IXGBE_FUNCTAG 0x11008
675#define IXGBE_GLT 0x1100C
676#define IXGBE_GSCL_1 0x11010
677#define IXGBE_GSCL_2 0x11014
678#define IXGBE_GSCL_3 0x11018
679#define IXGBE_GSCL_4 0x1101C
680#define IXGBE_GSCN_0 0x11020
681#define IXGBE_GSCN_1 0x11024
682#define IXGBE_GSCN_2 0x11028
683#define IXGBE_GSCN_3 0x1102C
684#define IXGBE_FACTPS 0x10150
685#define IXGBE_PCIEANACTL 0x11040
686#define IXGBE_SWSM 0x10140
687#define IXGBE_FWSM 0x10148
688#define IXGBE_GSSR 0x10160
689#define IXGBE_MREVID 0x11064
690#define IXGBE_DCA_ID 0x11070
691#define IXGBE_DCA_CTRL 0x11074
692
11afc1b1
PW		 693/* PCIe registers 82599-specific */
694#define IXGBE_GCR_EXT 0x11050
695#define IXGBE_GSCL_5_82599 0x11030
696#define IXGBE_GSCL_6_82599 0x11034
697#define IXGBE_GSCL_7_82599 0x11038
698#define IXGBE_GSCL_8_82599 0x1103C
699#define IXGBE_PHYADR_82599 0x11040
700#define IXGBE_PHYDAT_82599 0x11044
701#define IXGBE_PHYCTL_82599 0x11048
702#define IXGBE_PBACLR_82599 0x11068
703#define IXGBE_CIAA_82599 0x11088
704#define IXGBE_CIAD_82599 0x1108C
705#define IXGBE_PCIE_DIAG_0_82599 0x11090
706#define IXGBE_PCIE_DIAG_1_82599 0x11094
707#define IXGBE_PCIE_DIAG_2_82599 0x11098
708#define IXGBE_PCIE_DIAG_3_82599 0x1109C
709#define IXGBE_PCIE_DIAG_4_82599 0x110A0
710#define IXGBE_PCIE_DIAG_5_82599 0x110A4
711#define IXGBE_PCIE_DIAG_6_82599 0x110A8
712#define IXGBE_PCIE_DIAG_7_82599 0x110C0
713#define IXGBE_INTRPT_CSR_82599 0x110B0
714#define IXGBE_INTRPT_MASK_82599 0x110B8
715#define IXGBE_CDQ_MBR_82599 0x110B4
716#define IXGBE_MISC_REG_82599 0x110F0
717#define IXGBE_ECC_CTRL_0_82599 0x11100
718#define IXGBE_ECC_CTRL_1_82599 0x11104
719#define IXGBE_ECC_STATUS_82599 0x110E0
720#define IXGBE_BAR_CTRL_82599 0x110F4
721
202ff1ec
MC		 722/* PCI Express Control */
723#define IXGBE_GCR_CMPL_TMOUT_MASK 0x0000F000
724#define IXGBE_GCR_CMPL_TMOUT_10ms 0x00001000
725#define IXGBE_GCR_CMPL_TMOUT_RESEND 0x00010000
726#define IXGBE_GCR_CAP_VER2 0x00040000
727
11afc1b1
PW		 728/* Time Sync Registers */
729#define IXGBE_TSYNCRXCTL 0x05188 /* Rx Time Sync Control register - RW */
730#define IXGBE_TSYNCTXCTL 0x08C00 /* Tx Time Sync Control register - RW */
731#define IXGBE_RXSTMPL 0x051E8 /* Rx timestamp Low - RO */
732#define IXGBE_RXSTMPH 0x051A4 /* Rx timestamp High - RO */
733#define IXGBE_RXSATRL 0x051A0 /* Rx timestamp attribute low - RO */
734#define IXGBE_RXSATRH 0x051A8 /* Rx timestamp attribute high - RO */
735#define IXGBE_RXMTRL 0x05120 /* RX message type register low - RW */
736#define IXGBE_TXSTMPL 0x08C04 /* Tx timestamp value Low - RO */
737#define IXGBE_TXSTMPH 0x08C08 /* Tx timestamp value High - RO */
738#define IXGBE_SYSTIML 0x08C0C /* System time register Low - RO */
739#define IXGBE_SYSTIMH 0x08C10 /* System time register High - RO */
740#define IXGBE_TIMINCA 0x08C14 /* Increment attributes register - RW */
741#define IXGBE_RXUDP 0x08C1C /* Time Sync Rx UDP Port - RW */
742
9a799d71 743/* Diagnostic Registers */
c44ade9e
JB		 744#define IXGBE_RDSTATCTL 0x02C20
745#define IXGBE_RDSTAT(_i) (0x02C00 + ((_i) * 4)) /* 0x02C00-0x02C1C */
746#define IXGBE_RDHMPN 0x02F08
98c00a1c 747#define IXGBE_RIC_DW(_i) (0x02F10 + ((_i) * 4))
c44ade9e 748#define IXGBE_RDPROBE 0x02F20
11afc1b1
PW		 749#define IXGBE_RDMAM 0x02F30
750#define IXGBE_RDMAD 0x02F34
c44ade9e
JB		 751#define IXGBE_TDSTATCTL 0x07C20
752#define IXGBE_TDSTAT(_i) (0x07C00 + ((_i) * 4)) /* 0x07C00 - 0x07C1C */
753#define IXGBE_TDHMPN 0x07F08
11afc1b1
PW		 754#define IXGBE_TDHMPN2 0x082FC
755#define IXGBE_TXDESCIC 0x082CC
98c00a1c 756#define IXGBE_TIC_DW(_i) (0x07F10 + ((_i) * 4))
11afc1b1 757#define IXGBE_TIC_DW2(_i) (0x082B0 + ((_i) * 4))
c44ade9e
JB		 758#define IXGBE_TDPROBE 0x07F20
759#define IXGBE_TXBUFCTRL 0x0C600
9a799d71
AK		 760#define IXGBE_TXBUFDATA0 0x0C610
761#define IXGBE_TXBUFDATA1 0x0C614
762#define IXGBE_TXBUFDATA2 0x0C618
763#define IXGBE_TXBUFDATA3 0x0C61C
764#define IXGBE_RXBUFCTRL 0x03600
765#define IXGBE_RXBUFDATA0 0x03610
766#define IXGBE_RXBUFDATA1 0x03614
767#define IXGBE_RXBUFDATA2 0x03618
768#define IXGBE_RXBUFDATA3 0x0361C
769#define IXGBE_PCIE_DIAG(_i) (0x11090 + ((_i) * 4)) /* 8 of these */
770#define IXGBE_RFVAL 0x050A4
771#define IXGBE_MDFTC1 0x042B8
772#define IXGBE_MDFTC2 0x042C0
773#define IXGBE_MDFTFIFO1 0x042C4
774#define IXGBE_MDFTFIFO2 0x042C8
775#define IXGBE_MDFTS 0x042CC
776#define IXGBE_RXDATAWRPTR(_i) (0x03700 + ((_i) * 4)) /* 8 of these 3700-370C*/
777#define IXGBE_RXDESCWRPTR(_i) (0x03710 + ((_i) * 4)) /* 8 of these 3710-371C*/
778#define IXGBE_RXDATARDPTR(_i) (0x03720 + ((_i) * 4)) /* 8 of these 3720-372C*/
779#define IXGBE_RXDESCRDPTR(_i) (0x03730 + ((_i) * 4)) /* 8 of these 3730-373C*/
780#define IXGBE_TXDATAWRPTR(_i) (0x0C700 + ((_i) * 4)) /* 8 of these C700-C70C*/
781#define IXGBE_TXDESCWRPTR(_i) (0x0C710 + ((_i) * 4)) /* 8 of these C710-C71C*/
782#define IXGBE_TXDATARDPTR(_i) (0x0C720 + ((_i) * 4)) /* 8 of these C720-C72C*/
783#define IXGBE_TXDESCRDPTR(_i) (0x0C730 + ((_i) * 4)) /* 8 of these C730-C73C*/
784#define IXGBE_PCIEECCCTL 0x1106C
11afc1b1
PW		 785#define IXGBE_PCIEECCCTL0 0x11100
786#define IXGBE_PCIEECCCTL1 0x11104
9a799d71
AK		 787#define IXGBE_PBTXECC 0x0C300
788#define IXGBE_PBRXECC 0x03300
789#define IXGBE_GHECCR 0x110B0
790
791/* MAC Registers */
792#define IXGBE_PCS1GCFIG 0x04200
793#define IXGBE_PCS1GLCTL 0x04208
794#define IXGBE_PCS1GLSTA 0x0420C
795#define IXGBE_PCS1GDBG0 0x04210
796#define IXGBE_PCS1GDBG1 0x04214
797#define IXGBE_PCS1GANA 0x04218
798#define IXGBE_PCS1GANLP 0x0421C
799#define IXGBE_PCS1GANNP 0x04220
800#define IXGBE_PCS1GANLPNP 0x04224
801#define IXGBE_HLREG0 0x04240
802#define IXGBE_HLREG1 0x04244
803#define IXGBE_PAP 0x04248
804#define IXGBE_MACA 0x0424C
805#define IXGBE_APAE 0x04250
806#define IXGBE_ARD 0x04254
807#define IXGBE_AIS 0x04258
808#define IXGBE_MSCA 0x0425C
809#define IXGBE_MSRWD 0x04260
810#define IXGBE_MLADD 0x04264
811#define IXGBE_MHADD 0x04268
11afc1b1 812#define IXGBE_MAXFRS 0x04268
9a799d71
AK		 813#define IXGBE_TREG 0x0426C
814#define IXGBE_PCSS1 0x04288
815#define IXGBE_PCSS2 0x0428C
816#define IXGBE_XPCSS 0x04290
11afc1b1 817#define IXGBE_MFLCN 0x04294
9a799d71
AK		 818#define IXGBE_SERDESC 0x04298
819#define IXGBE_MACS 0x0429C
820#define IXGBE_AUTOC 0x042A0
821#define IXGBE_LINKS 0x042A4
11afc1b1 822#define IXGBE_LINKS2 0x04324
9a799d71
AK		 823#define IXGBE_AUTOC2 0x042A8
824#define IXGBE_AUTOC3 0x042AC
825#define IXGBE_ANLP1 0x042B0
826#define IXGBE_ANLP2 0x042B4
827#define IXGBE_ATLASCTL 0x04800
11afc1b1
PW		 828#define IXGBE_MMNGC 0x042D0
829#define IXGBE_ANLPNP1 0x042D4
830#define IXGBE_ANLPNP2 0x042D8
831#define IXGBE_KRPCSFC 0x042E0
832#define IXGBE_KRPCSS 0x042E4
833#define IXGBE_FECS1 0x042E8
834#define IXGBE_FECS2 0x042EC
835#define IXGBE_SMADARCTL 0x14F10
836#define IXGBE_MPVC 0x04318
837#define IXGBE_SGMIIC 0x04314
838
839/* Omer CORECTL */
840#define IXGBE_CORECTL 0x014F00
841/* BARCTRL */
842#define IXGBE_BARCTRL 0x110F4
843#define IXGBE_BARCTRL_FLSIZE 0x0700
844#define IXGBE_BARCTRL_CSRSIZE 0x2000
9a799d71 845
cc41ac7c
JB		 846/* RDRXCTL Bit Masks */
847#define IXGBE_RDRXCTL_RDMTS_1_2 0x00000000 /* Rx Desc Min Threshold Size */
11afc1b1 848#define IXGBE_RDRXCTL_CRCSTRIP 0x00000002 /* CRC Strip */
cc41ac7c
JB		 849#define IXGBE_RDRXCTL_MVMEN 0x00000020
850#define IXGBE_RDRXCTL_DMAIDONE 0x00000008 /* DMA init cycle done */
11afc1b1
PW		 851#define IXGBE_RDRXCTL_AGGDIS 0x00010000 /* Aggregation disable */
852
853/* RQTC Bit Masks and Shifts */
854#define IXGBE_RQTC_SHIFT_TC(_i) ((_i) * 4)
855#define IXGBE_RQTC_TC0_MASK (0x7 << 0)
856#define IXGBE_RQTC_TC1_MASK (0x7 << 4)
857#define IXGBE_RQTC_TC2_MASK (0x7 << 8)
858#define IXGBE_RQTC_TC3_MASK (0x7 << 12)
859#define IXGBE_RQTC_TC4_MASK (0x7 << 16)
860#define IXGBE_RQTC_TC5_MASK (0x7 << 20)
861#define IXGBE_RQTC_TC6_MASK (0x7 << 24)
862#define IXGBE_RQTC_TC7_MASK (0x7 << 28)
863
864/* PSRTYPE.RQPL Bit masks and shift */
865#define IXGBE_PSRTYPE_RQPL_MASK 0x7
866#define IXGBE_PSRTYPE_RQPL_SHIFT 29
9a799d71
AK		 867
868/* CTRL Bit Masks */
869#define IXGBE_CTRL_GIO_DIS 0x00000004 /* Global IO Master Disable bit */
870#define IXGBE_CTRL_LNK_RST 0x00000008 /* Link Reset. Resets everything. */
871#define IXGBE_CTRL_RST 0x04000000 /* Reset (SW) */
872
873/* FACTPS */
874#define IXGBE_FACTPS_LFS 0x40000000 /* LAN Function Select */
875
876/* MHADD Bit Masks */
877#define IXGBE_MHADD_MFS_MASK 0xFFFF0000
878#define IXGBE_MHADD_MFS_SHIFT 16
879
880/* Extended Device Control */
11afc1b1 881#define IXGBE_CTRL_EXT_PFRSTD 0x00004000 /* Physical Function Reset Done */
9a799d71
AK		 882#define IXGBE_CTRL_EXT_NS_DIS 0x00010000 /* No Snoop disable */
883#define IXGBE_CTRL_EXT_RO_DIS 0x00020000 /* Relaxed Ordering disable */
884#define IXGBE_CTRL_EXT_DRV_LOAD 0x10000000 /* Driver loaded bit for FW */
885
886/* Direct Cache Access (DCA) definitions */
887#define IXGBE_DCA_CTRL_DCA_ENABLE 0x00000000 /* DCA Enable */
888#define IXGBE_DCA_CTRL_DCA_DISABLE 0x00000001 /* DCA Disable */
889
890#define IXGBE_DCA_CTRL_DCA_MODE_CB1 0x00 /* DCA Mode CB1 */
891#define IXGBE_DCA_CTRL_DCA_MODE_CB2 0x02 /* DCA Mode CB2 */
892
893#define IXGBE_DCA_RXCTRL_CPUID_MASK 0x0000001F /* Rx CPUID Mask */
11afc1b1
PW		 894#define IXGBE_DCA_RXCTRL_CPUID_MASK_82599 0xFF000000 /* Rx CPUID Mask */
895#define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599 24 /* Rx CPUID Shift */
9a799d71
AK		 896#define IXGBE_DCA_RXCTRL_DESC_DCA_EN (1 << 5) /* DCA Rx Desc enable */
897#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN (1 << 6) /* DCA Rx Desc header enable */
898#define IXGBE_DCA_RXCTRL_DATA_DCA_EN (1 << 7) /* DCA Rx Desc payload enable */
15005a32
DS		 899#define IXGBE_DCA_RXCTRL_DESC_RRO_EN (1 << 9) /* DCA Rx rd Desc Relax Order */
900#define IXGBE_DCA_RXCTRL_DESC_WRO_EN (1 << 13) /* DCA Rx wr Desc Relax Order */
901#define IXGBE_DCA_RXCTRL_DESC_HSRO_EN (1 << 15) /* DCA Rx Split Header RO */
9a799d71
AK		 902
903#define IXGBE_DCA_TXCTRL_CPUID_MASK 0x0000001F /* Tx CPUID Mask */
11afc1b1
PW		 904#define IXGBE_DCA_TXCTRL_CPUID_MASK_82599 0xFF000000 /* Tx CPUID Mask */
905#define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599 24 /* Tx CPUID Shift */
9a799d71 906#define IXGBE_DCA_TXCTRL_DESC_DCA_EN (1 << 5) /* DCA Tx Desc enable */
c44ade9e 907#define IXGBE_DCA_TXCTRL_TX_WB_RO_EN (1 << 11) /* Tx Desc writeback RO bit */
9a799d71
AK		 908#define IXGBE_DCA_MAX_QUEUES_82598 16 /* DCA regs only on 16 queues */
909
910/* MSCA Bit Masks */
911#define IXGBE_MSCA_NP_ADDR_MASK 0x0000FFFF /* MDI Address (new protocol) */
912#define IXGBE_MSCA_NP_ADDR_SHIFT 0
913#define IXGBE_MSCA_DEV_TYPE_MASK 0x001F0000 /* Device Type (new protocol) */
914#define IXGBE_MSCA_DEV_TYPE_SHIFT 16 /* Register Address (old protocol */
915#define IXGBE_MSCA_PHY_ADDR_MASK 0x03E00000 /* PHY Address mask */
916#define IXGBE_MSCA_PHY_ADDR_SHIFT 21 /* PHY Address shift*/
917#define IXGBE_MSCA_OP_CODE_MASK 0x0C000000 /* OP CODE mask */
918#define IXGBE_MSCA_OP_CODE_SHIFT 26 /* OP CODE shift */
919#define IXGBE_MSCA_ADDR_CYCLE 0x00000000 /* OP CODE 00 (addr cycle) */
920#define IXGBE_MSCA_WRITE 0x04000000 /* OP CODE 01 (write) */
921#define IXGBE_MSCA_READ 0x08000000 /* OP CODE 10 (read) */
922#define IXGBE_MSCA_READ_AUTOINC 0x0C000000 /* OP CODE 11 (read, auto inc)*/
923#define IXGBE_MSCA_ST_CODE_MASK 0x30000000 /* ST Code mask */
924#define IXGBE_MSCA_ST_CODE_SHIFT 28 /* ST Code shift */
925#define IXGBE_MSCA_NEW_PROTOCOL 0x00000000 /* ST CODE 00 (new protocol) */
926#define IXGBE_MSCA_OLD_PROTOCOL 0x10000000 /* ST CODE 01 (old protocol) */
927#define IXGBE_MSCA_MDI_COMMAND 0x40000000 /* Initiate MDI command */
928#define IXGBE_MSCA_MDI_IN_PROG_EN 0x80000000 /* MDI in progress enable */
929
930/* MSRWD bit masks */
c44ade9e
JB		 931#define IXGBE_MSRWD_WRITE_DATA_MASK 0x0000FFFF
932#define IXGBE_MSRWD_WRITE_DATA_SHIFT 0
933#define IXGBE_MSRWD_READ_DATA_MASK 0xFFFF0000
934#define IXGBE_MSRWD_READ_DATA_SHIFT 16
9a799d71
AK		 935
936/* Atlas registers */
937#define IXGBE_ATLAS_PDN_LPBK 0x24
938#define IXGBE_ATLAS_PDN_10G 0xB
939#define IXGBE_ATLAS_PDN_1G 0xC
940#define IXGBE_ATLAS_PDN_AN 0xD
941
942/* Atlas bit masks */
943#define IXGBE_ATLASCTL_WRITE_CMD 0x00010000
944#define IXGBE_ATLAS_PDN_TX_REG_EN 0x10
945#define IXGBE_ATLAS_PDN_TX_10G_QL_ALL 0xF0
946#define IXGBE_ATLAS_PDN_TX_1G_QL_ALL 0xF0
947#define IXGBE_ATLAS_PDN_TX_AN_QL_ALL 0xF0
948
11afc1b1
PW		 949/* Omer bit masks */
950#define IXGBE_CORECTL_WRITE_CMD 0x00010000
c44ade9e 951
6b73e10d 952/* MDIO definitions */
9a799d71 953
c44ade9e
JB		 954#define IXGBE_MDIO_COMMAND_TIMEOUT 100 /* PHY Timeout for 1 GB mode */
955
9a799d71
AK		 956#define IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL 0x0 /* VS1 Control Reg */
957#define IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS 0x1 /* VS1 Status Reg */
958#define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS 0x0008 /* 1 = Link Up */
959#define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS 0x0010 /* 0 - 10G, 1 - 1G */
960#define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED 0x0018
961#define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED 0x0010
962
11afc1b1 963#define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR 0xC30A /* PHY_XS SDA/SCL Addr Reg */
c44ade9e
JB		 964#define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA 0xC30B /* PHY_XS SDA/SCL Data Reg */
965#define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT 0xC30C /* PHY_XS SDA/SCL Status Reg */
966
9a799d71
AK		 967#define IXGBE_PHY_REVISION_MASK 0xFFFFFFF0
968#define IXGBE_MAX_PHY_ADDR 32
969
11afc1b1 970/* PHY IDs*/
0befdb3e
JB		 971#define TN1010_PHY_ID 0x00A19410
972#define TNX_FW_REV 0xB
9a799d71 973#define QT2022_PHY_ID 0x0043A400
c4900be0 974#define ATH_PHY_ID 0x03429050
9a799d71 975
c44ade9e
JB		 976/* PHY Types */
977#define IXGBE_M88E1145_E_PHY_ID 0x01410CD0
978
c4900be0
DS		 979/* Special PHY Init Routine */
980#define IXGBE_PHY_INIT_OFFSET_NL 0x002B
981#define IXGBE_PHY_INIT_END_NL 0xFFFF
982#define IXGBE_CONTROL_MASK_NL 0xF000
983#define IXGBE_DATA_MASK_NL 0x0FFF
984#define IXGBE_CONTROL_SHIFT_NL 12
985#define IXGBE_DELAY_NL 0
986#define IXGBE_DATA_NL 1
987#define IXGBE_CONTROL_NL 0x000F
988#define IXGBE_CONTROL_EOL_NL 0x0FFF
989#define IXGBE_CONTROL_SOL_NL 0x0000
990
9a799d71 991/* General purpose Interrupt Enable */
c44ade9e
JB		 992#define IXGBE_SDP0_GPIEN 0x00000001 /* SDP0 */
993#define IXGBE_SDP1_GPIEN 0x00000002 /* SDP1 */
11afc1b1 994#define IXGBE_SDP2_GPIEN 0x00000004 /* SDP2 */
c44ade9e
JB		 995#define IXGBE_GPIE_MSIX_MODE 0x00000010 /* MSI-X mode */
996#define IXGBE_GPIE_OCD 0x00000020 /* Other Clear Disable */
997#define IXGBE_GPIE_EIMEN 0x00000040 /* Immediate Interrupt Enable */
998#define IXGBE_GPIE_EIAME 0x40000000
999#define IXGBE_GPIE_PBA_SUPPORT 0x80000000
11afc1b1
PW		 1000#define IXGBE_GPIE_VTMODE_MASK 0x0000C000 /* VT Mode Mask */
1001#define IXGBE_GPIE_VTMODE_16 0x00004000 /* 16 VFs 8 queues per VF */
1002#define IXGBE_GPIE_VTMODE_32 0x00008000 /* 32 VFs 4 queues per VF */
1003#define IXGBE_GPIE_VTMODE_64 0x0000C000 /* 64 VFs 2 queues per VF */
9a799d71
AK		 1004
1005/* Transmit Flow Control status */
1006#define IXGBE_TFCS_TXOFF 0x00000001
1007#define IXGBE_TFCS_TXOFF0 0x00000100
1008#define IXGBE_TFCS_TXOFF1 0x00000200
1009#define IXGBE_TFCS_TXOFF2 0x00000400
1010#define IXGBE_TFCS_TXOFF3 0x00000800
1011#define IXGBE_TFCS_TXOFF4 0x00001000
1012#define IXGBE_TFCS_TXOFF5 0x00002000
1013#define IXGBE_TFCS_TXOFF6 0x00004000
1014#define IXGBE_TFCS_TXOFF7 0x00008000
1015
1016/* TCP Timer */
1017#define IXGBE_TCPTIMER_KS 0x00000100
1018#define IXGBE_TCPTIMER_COUNT_ENABLE 0x00000200
1019#define IXGBE_TCPTIMER_COUNT_FINISH 0x00000400
1020#define IXGBE_TCPTIMER_LOOP 0x00000800
1021#define IXGBE_TCPTIMER_DURATION_MASK 0x000000FF
1022
1023/* HLREG0 Bit Masks */
1024#define IXGBE_HLREG0_TXCRCEN 0x00000001 /* bit 0 */
1025#define IXGBE_HLREG0_RXCRCSTRP 0x00000002 /* bit 1 */
1026#define IXGBE_HLREG0_JUMBOEN 0x00000004 /* bit 2 */
1027#define IXGBE_HLREG0_TXPADEN 0x00000400 /* bit 10 */
1028#define IXGBE_HLREG0_TXPAUSEEN 0x00001000 /* bit 12 */
1029#define IXGBE_HLREG0_RXPAUSEEN 0x00004000 /* bit 14 */
1030#define IXGBE_HLREG0_LPBK 0x00008000 /* bit 15 */
1031#define IXGBE_HLREG0_MDCSPD 0x00010000 /* bit 16 */
1032#define IXGBE_HLREG0_CONTMDC 0x00020000 /* bit 17 */
1033#define IXGBE_HLREG0_CTRLFLTR 0x00040000 /* bit 18 */
1034#define IXGBE_HLREG0_PREPEND 0x00F00000 /* bits 20-23 */
1035#define IXGBE_HLREG0_PRIPAUSEEN 0x01000000 /* bit 24 */
1036#define IXGBE_HLREG0_RXPAUSERECDA 0x06000000 /* bits 25-26 */
1037#define IXGBE_HLREG0_RXLNGTHERREN 0x08000000 /* bit 27 */
1038#define IXGBE_HLREG0_RXPADSTRIPEN 0x10000000 /* bit 28 */
1039
1040/* VMD_CTL bitmasks */
1041#define IXGBE_VMD_CTL_VMDQ_EN 0x00000001
1042#define IXGBE_VMD_CTL_VMDQ_FILTER 0x00000002
1043
11afc1b1
PW		 1044/* VT_CTL bitmasks */
1045#define IXGBE_VT_CTL_DIS_DEFPL 0x20000000 /* disable default pool */
1046#define IXGBE_VT_CTL_REPLEN 0x40000000 /* replication enabled */
1047#define IXGBE_VT_CTL_VT_ENABLE 0x00000001 /* Enable VT Mode */
6e4e87d6
DS		 1048#define IXGBE_VT_CTL_POOL_SHIFT 7
1049#define IXGBE_VT_CTL_POOL_MASK (0x3F << IXGBE_VT_CTL_POOL_SHIFT)
11afc1b1
PW		 1050
1051/* VMOLR bitmasks */
1052#define IXGBE_VMOLR_AUPE 0x01000000 /* accept untagged packets */
1053#define IXGBE_VMOLR_ROMPE 0x02000000 /* accept packets in MTA tbl */
1054#define IXGBE_VMOLR_ROPE 0x04000000 /* accept packets in UC tbl */
1055#define IXGBE_VMOLR_BAM 0x08000000 /* accept broadcast packets */
1056#define IXGBE_VMOLR_MPE 0x10000000 /* multicast promiscuous */
1057
1058/* VFRE bitmask */
1059#define IXGBE_VFRE_ENABLE_ALL 0xFFFFFFFF
1060
9a799d71
AK		 1061/* RDHMPN and TDHMPN bitmasks */
1062#define IXGBE_RDHMPN_RDICADDR 0x007FF800
1063#define IXGBE_RDHMPN_RDICRDREQ 0x00800000
1064#define IXGBE_RDHMPN_RDICADDR_SHIFT 11
1065#define IXGBE_TDHMPN_TDICADDR 0x003FF800
1066#define IXGBE_TDHMPN_TDICRDREQ 0x00800000
1067#define IXGBE_TDHMPN_TDICADDR_SHIFT 11
1068
11afc1b1
PW		 1069#define IXGBE_RDMAM_MEM_SEL_SHIFT 13
1070#define IXGBE_RDMAM_DWORD_SHIFT 9
1071#define IXGBE_RDMAM_DESC_COMP_FIFO 1
1072#define IXGBE_RDMAM_DFC_CMD_FIFO 2
1073#define IXGBE_RDMAM_TCN_STATUS_RAM 4
1074#define IXGBE_RDMAM_WB_COLL_FIFO 5
1075#define IXGBE_RDMAM_QSC_CNT_RAM 6
1076#define IXGBE_RDMAM_QSC_QUEUE_CNT 8
1077#define IXGBE_RDMAM_QSC_QUEUE_RAM 0xA
1078#define IXGBE_RDMAM_DESC_COM_FIFO_RANGE 135
1079#define IXGBE_RDMAM_DESC_COM_FIFO_COUNT 4
1080#define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE 48
1081#define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT 7
1082#define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE 256
1083#define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT 9
1084#define IXGBE_RDMAM_WB_COLL_FIFO_RANGE 8
1085#define IXGBE_RDMAM_WB_COLL_FIFO_COUNT 4
1086#define IXGBE_RDMAM_QSC_CNT_RAM_RANGE 64
1087#define IXGBE_RDMAM_QSC_CNT_RAM_COUNT 4
1088#define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE 32
1089#define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT 4
1090#define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE 128
1091#define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT 8
1092
1093#define IXGBE_TXDESCIC_READY 0x80000000
1094
9a799d71
AK		 1095/* Receive Checksum Control */
1096#define IXGBE_RXCSUM_IPPCSE 0x00001000 /* IP payload checksum enable */
1097#define IXGBE_RXCSUM_PCSD 0x00002000 /* packet checksum disabled */
1098
1099/* FCRTL Bit Masks */
11afc1b1
PW		 1100#define IXGBE_FCRTL_XONE 0x80000000 /* XON enable */
1101#define IXGBE_FCRTH_FCEN 0x80000000 /* Packet buffer fc enable */
9a799d71
AK		 1102
1103/* PAP bit masks*/
1104#define IXGBE_PAP_TXPAUSECNT_MASK 0x0000FFFF /* Pause counter mask */
1105
1106/* RMCS Bit Masks */
c44ade9e 1107#define IXGBE_RMCS_RRM 0x00000002 /* Receive Recycle Mode enable */
9a799d71
AK		 1108/* Receive Arbitration Control: 0 Round Robin, 1 DFP */
1109#define IXGBE_RMCS_RAC 0x00000004
1110#define IXGBE_RMCS_DFP IXGBE_RMCS_RAC /* Deficit Fixed Priority ena */
11afc1b1
PW		 1111#define IXGBE_RMCS_TFCE_802_3X 0x00000008 /* Tx Priority FC ena */
1112#define IXGBE_RMCS_TFCE_PRIORITY 0x00000010 /* Tx Priority FC ena */
9a799d71
AK		 1113#define IXGBE_RMCS_ARBDIS 0x00000040 /* Arbitration disable bit */
1114
11afc1b1
PW		 1115/* FCCFG Bit Masks */
1116#define IXGBE_FCCFG_TFCE_802_3X 0x00000008 /* Tx link FC enable */
1117#define IXGBE_FCCFG_TFCE_PRIORITY 0x00000010 /* Tx priority FC enable */
c44ade9e 1118
9a799d71
AK		 1119/* Interrupt register bitmasks */
1120
1121/* Extended Interrupt Cause Read */
1122#define IXGBE_EICR_RTX_QUEUE 0x0000FFFF /* RTx Queue Interrupt */
11afc1b1
PW		 1123#define IXGBE_EICR_FLOW_DIR 0x00010000 /* FDir Exception */
1124#define IXGBE_EICR_RX_MISS 0x00020000 /* Packet Buffer Overrun */
1125#define IXGBE_EICR_PCI 0x00040000 /* PCI Exception */
1126#define IXGBE_EICR_MAILBOX 0x00080000 /* VF to PF Mailbox Interrupt */
9a799d71 1127#define IXGBE_EICR_LSC 0x00100000 /* Link Status Change */
11afc1b1 1128#define IXGBE_EICR_LINKSEC 0x00200000 /* PN Threshold */
c44ade9e
JB		 1129#define IXGBE_EICR_MNG 0x00400000 /* Manageability Event Interrupt */
1130#define IXGBE_EICR_GPI_SDP0 0x01000000 /* Gen Purpose Interrupt on SDP0 */
1131#define IXGBE_EICR_GPI_SDP1 0x02000000 /* Gen Purpose Interrupt on SDP1 */
11afc1b1
PW		 1132#define IXGBE_EICR_GPI_SDP2 0x04000000 /* Gen Purpose Interrupt on SDP2 */
1133#define IXGBE_EICR_ECC 0x10000000 /* ECC Error */
9a799d71
AK		 1134#define IXGBE_EICR_PBUR 0x10000000 /* Packet Buffer Handler Error */
1135#define IXGBE_EICR_DHER 0x20000000 /* Descriptor Handler Error */
1136#define IXGBE_EICR_TCP_TIMER 0x40000000 /* TCP Timer */
1137#define IXGBE_EICR_OTHER 0x80000000 /* Interrupt Cause Active */
1138
1139/* Extended Interrupt Cause Set */
1140#define IXGBE_EICS_RTX_QUEUE IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
11afc1b1
PW		 1141#define IXGBE_EICS_FLOW_DIR IXGBE_EICR_FLOW_DIR /* FDir Exception */
1142#define IXGBE_EICS_RX_MISS IXGBE_EICR_RX_MISS /* Pkt Buffer Overrun */
1143#define IXGBE_EICS_PCI IXGBE_EICR_PCI /* PCI Exception */
1144#define IXGBE_EICS_MAILBOX IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
c44ade9e
JB		 1145#define IXGBE_EICS_LSC IXGBE_EICR_LSC /* Link Status Change */
1146#define IXGBE_EICS_MNG IXGBE_EICR_MNG /* MNG Event Interrupt */
1147#define IXGBE_EICS_GPI_SDP0 IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */
1148#define IXGBE_EICS_GPI_SDP1 IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */
11afc1b1
PW		 1149#define IXGBE_EICS_GPI_SDP2 IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */
1150#define IXGBE_EICS_ECC IXGBE_EICR_ECC /* ECC Error */
c44ade9e
JB		 1151#define IXGBE_EICS_PBUR IXGBE_EICR_PBUR /* Pkt Buf Handler Err */
1152#define IXGBE_EICS_DHER IXGBE_EICR_DHER /* Desc Handler Error */
9a799d71
AK		 1153#define IXGBE_EICS_TCP_TIMER IXGBE_EICR_TCP_TIMER /* TCP Timer */
1154#define IXGBE_EICS_OTHER IXGBE_EICR_OTHER /* INT Cause Active */
1155
1156/* Extended Interrupt Mask Set */
1157#define IXGBE_EIMS_RTX_QUEUE IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
11afc1b1
PW		 1158#define IXGBE_EIMS_FLOW_DIR IXGBE_EICR_FLOW_DIR /* FDir Exception */
1159#define IXGBE_EIMS_RX_MISS IXGBE_EICR_RX_MISS /* Packet Buffer Overrun */
1160#define IXGBE_EIMS_PCI IXGBE_EICR_PCI /* PCI Exception */
1161#define IXGBE_EIMS_MAILBOX IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
9a799d71
AK		 1162#define IXGBE_EIMS_LSC IXGBE_EICR_LSC /* Link Status Change */
1163#define IXGBE_EIMS_MNG IXGBE_EICR_MNG /* MNG Event Interrupt */
c44ade9e
JB		 1164#define IXGBE_EIMS_GPI_SDP0 IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */
1165#define IXGBE_EIMS_GPI_SDP1 IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */
11afc1b1
PW		 1166#define IXGBE_EIMS_GPI_SDP2 IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */
1167#define IXGBE_EIMS_ECC IXGBE_EICR_ECC /* ECC Error */
c44ade9e 1168#define IXGBE_EIMS_PBUR IXGBE_EICR_PBUR /* Pkt Buf Handler Err */
9a799d71
AK		 1169#define IXGBE_EIMS_DHER IXGBE_EICR_DHER /* Descr Handler Error */
1170#define IXGBE_EIMS_TCP_TIMER IXGBE_EICR_TCP_TIMER /* TCP Timer */
1171#define IXGBE_EIMS_OTHER IXGBE_EICR_OTHER /* INT Cause Active */
1172
1173/* Extended Interrupt Mask Clear */
1174#define IXGBE_EIMC_RTX_QUEUE IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
11afc1b1
PW		 1175#define IXGBE_EIMC_FLOW_DIR IXGBE_EICR_FLOW_DIR /* FDir Exception */
1176#define IXGBE_EIMC_RX_MISS IXGBE_EICR_RX_MISS /* Packet Buffer Overrun */
1177#define IXGBE_EIMC_PCI IXGBE_EICR_PCI /* PCI Exception */
1178#define IXGBE_EIMC_MAILBOX IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
9a799d71
AK		 1179#define IXGBE_EIMC_LSC IXGBE_EICR_LSC /* Link Status Change */
1180#define IXGBE_EIMC_MNG IXGBE_EICR_MNG /* MNG Event Interrupt */
c44ade9e
JB		 1181#define IXGBE_EIMC_GPI_SDP0 IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */
1182#define IXGBE_EIMC_GPI_SDP1 IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */
11afc1b1
PW		 1183#define IXGBE_EIMC_GPI_SDP2 IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */
1184#define IXGBE_EIMC_ECC IXGBE_EICR_ECC /* ECC Error */
c44ade9e
JB		 1185#define IXGBE_EIMC_PBUR IXGBE_EICR_PBUR /* Pkt Buf Handler Err */
1186#define IXGBE_EIMC_DHER IXGBE_EICR_DHER /* Desc Handler Err */
9a799d71
AK		 1187#define IXGBE_EIMC_TCP_TIMER IXGBE_EICR_TCP_TIMER /* TCP Timer */
1188#define IXGBE_EIMC_OTHER IXGBE_EICR_OTHER /* INT Cause Active */
1189
c44ade9e
JB		 1190#define IXGBE_EIMS_ENABLE_MASK ( \
1191 IXGBE_EIMS_RTX_QUEUE | \
1192 IXGBE_EIMS_LSC | \
1193 IXGBE_EIMS_TCP_TIMER | \
1194 IXGBE_EIMS_OTHER)
9a799d71 1195
c44ade9e 1196/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */
9a799d71
AK		 1197#define IXGBE_IMIR_PORT_IM_EN 0x00010000 /* TCP port enable */
1198#define IXGBE_IMIR_PORT_BP 0x00020000 /* TCP port check bypass */
1199#define IXGBE_IMIREXT_SIZE_BP 0x00001000 /* Packet size bypass */
1200#define IXGBE_IMIREXT_CTRL_URG 0x00002000 /* Check URG bit in header */
1201#define IXGBE_IMIREXT_CTRL_ACK 0x00004000 /* Check ACK bit in header */
1202#define IXGBE_IMIREXT_CTRL_PSH 0x00008000 /* Check PSH bit in header */
1203#define IXGBE_IMIREXT_CTRL_RST 0x00010000 /* Check RST bit in header */
1204#define IXGBE_IMIREXT_CTRL_SYN 0x00020000 /* Check SYN bit in header */
1205#define IXGBE_IMIREXT_CTRL_FIN 0x00040000 /* Check FIN bit in header */
1206#define IXGBE_IMIREXT_CTRL_BP 0x00080000 /* Bypass check of control bits */
11afc1b1
PW		 1207#define IXGBE_IMIR_SIZE_BP_82599 0x00001000 /* Packet size bypass */
1208#define IXGBE_IMIR_CTRL_URG_82599 0x00002000 /* Check URG bit in header */
1209#define IXGBE_IMIR_CTRL_ACK_82599 0x00004000 /* Check ACK bit in header */
1210#define IXGBE_IMIR_CTRL_PSH_82599 0x00008000 /* Check PSH bit in header */
1211#define IXGBE_IMIR_CTRL_RST_82599 0x00010000 /* Check RST bit in header */
1212#define IXGBE_IMIR_CTRL_SYN_82599 0x00020000 /* Check SYN bit in header */
1213#define IXGBE_IMIR_CTRL_FIN_82599 0x00040000 /* Check FIN bit in header */
1214#define IXGBE_IMIR_CTRL_BP_82599 0x00080000 /* Bypass check of control bits */
1215#define IXGBE_IMIR_LLI_EN_82599 0x00100000 /* Enables low latency Int */
1216#define IXGBE_IMIR_RX_QUEUE_MASK_82599 0x0000007F /* Rx Queue Mask */
1217#define IXGBE_IMIR_RX_QUEUE_SHIFT_82599 21 /* Rx Queue Shift */
1218#define IXGBE_IMIRVP_PRIORITY_MASK 0x00000007 /* VLAN priority mask */
1219#define IXGBE_IMIRVP_PRIORITY_EN 0x00000008 /* VLAN priority enable */
1220
1221#define IXGBE_MAX_FTQF_FILTERS 128
1222#define IXGBE_FTQF_PROTOCOL_MASK 0x00000003
1223#define IXGBE_FTQF_PROTOCOL_TCP 0x00000000
1224#define IXGBE_FTQF_PROTOCOL_UDP 0x00000001
1225#define IXGBE_FTQF_PROTOCOL_SCTP 2
1226#define IXGBE_FTQF_PRIORITY_MASK 0x00000007
1227#define IXGBE_FTQF_PRIORITY_SHIFT 2
1228#define IXGBE_FTQF_POOL_MASK 0x0000003F
1229#define IXGBE_FTQF_POOL_SHIFT 8
1230#define IXGBE_FTQF_5TUPLE_MASK_MASK 0x0000001F
1231#define IXGBE_FTQF_5TUPLE_MASK_SHIFT 25
1232#define IXGBE_FTQF_POOL_MASK_EN 0x40000000
1233#define IXGBE_FTQF_QUEUE_ENABLE 0x80000000
9a799d71
AK		 1234
1235/* Interrupt clear mask */
1236#define IXGBE_IRQ_CLEAR_MASK 0xFFFFFFFF
1237
1238/* Interrupt Vector Allocation Registers */
1239#define IXGBE_IVAR_REG_NUM 25
e80e887a 1240#define IXGBE_IVAR_REG_NUM_82599 64
9a799d71
AK		 1241#define IXGBE_IVAR_TXRX_ENTRY 96
1242#define IXGBE_IVAR_RX_ENTRY 64
1243#define IXGBE_IVAR_RX_QUEUE(_i) (0 + (_i))
1244#define IXGBE_IVAR_TX_QUEUE(_i) (64 + (_i))
1245#define IXGBE_IVAR_TX_ENTRY 32
1246
1247#define IXGBE_IVAR_TCP_TIMER_INDEX 96 /* 0 based index */
1248#define IXGBE_IVAR_OTHER_CAUSES_INDEX 97 /* 0 based index */
1249
1250#define IXGBE_MSIX_VECTOR(_i) (0 + (_i))
1251
1252#define IXGBE_IVAR_ALLOC_VAL 0x80 /* Interrupt Allocation valid */
1253
11afc1b1
PW		 1254/* ETYPE Queue Filter/Select Bit Masks */
1255#define IXGBE_MAX_ETQF_FILTERS 8
bff66176 1256#define IXGBE_ETQF_FCOE 0x08000000 /* bit 27 */
11afc1b1
PW		 1257#define IXGBE_ETQF_BCN 0x10000000 /* bit 28 */
1258#define IXGBE_ETQF_1588 0x40000000 /* bit 30 */
1259#define IXGBE_ETQF_FILTER_EN 0x80000000 /* bit 31 */
1260#define IXGBE_ETQF_POOL_ENABLE (1 << 26) /* bit 26 */
1261
1262#define IXGBE_ETQS_RX_QUEUE 0x007F0000 /* bits 22:16 */
1263#define IXGBE_ETQS_RX_QUEUE_SHIFT 16
1264#define IXGBE_ETQS_LLI 0x20000000 /* bit 29 */
1265#define IXGBE_ETQS_QUEUE_EN 0x80000000 /* bit 31 */
1266
1267/*
1268 * ETQF filter list: one static filter per filter consumer. This is
1269 * to avoid filter collisions later. Add new filters
1270 * here!!
1271 *
1272 * Current filters:
1273 * EAPOL 802.1x (0x888e): Filter 0
1274 * BCN (0x8904): Filter 1
1275 * 1588 (0x88f7): Filter 3
1276 */
1277#define IXGBE_ETQF_FILTER_EAPOL 0
1278#define IXGBE_ETQF_FILTER_BCN 1
bff66176 1279#define IXGBE_ETQF_FILTER_FCOE 2
11afc1b1 1280#define IXGBE_ETQF_FILTER_1588 3
9a799d71
AK		 1281/* VLAN Control Bit Masks */
1282#define IXGBE_VLNCTRL_VET 0x0000FFFF /* bits 0-15 */
1283#define IXGBE_VLNCTRL_CFI 0x10000000 /* bit 28 */
1284#define IXGBE_VLNCTRL_CFIEN 0x20000000 /* bit 29 */
1285#define IXGBE_VLNCTRL_VFE 0x40000000 /* bit 30 */
1286#define IXGBE_VLNCTRL_VME 0x80000000 /* bit 31 */
1287
11afc1b1
PW		 1288/* VLAN pool filtering masks */
1289#define IXGBE_VLVF_VIEN 0x80000000 /* filter is valid */
1290#define IXGBE_VLVF_ENTRIES 64
c44ade9e 1291
9a799d71
AK		 1292#define IXGBE_ETHERNET_IEEE_VLAN_TYPE 0x8100 /* 802.1q protocol */
1293
1294/* STATUS Bit Masks */
11afc1b1
PW		 1295#define IXGBE_STATUS_LAN_ID 0x0000000C /* LAN ID */
1296#define IXGBE_STATUS_LAN_ID_SHIFT 2 /* LAN ID Shift*/
1297#define IXGBE_STATUS_GIO 0x00080000 /* GIO Master Enable Status */
9a799d71
AK		 1298
1299#define IXGBE_STATUS_LAN_ID_0 0x00000000 /* LAN ID 0 */
1300#define IXGBE_STATUS_LAN_ID_1 0x00000004 /* LAN ID 1 */
1301
1302/* ESDP Bit Masks */
50ac58ba
PWJ		 1303#define IXGBE_ESDP_SDP0 0x00000001 /* SDP0 Data Value */
1304#define IXGBE_ESDP_SDP1 0x00000002 /* SDP1 Data Value */
1305#define IXGBE_ESDP_SDP2 0x00000004 /* SDP2 Data Value */
1306#define IXGBE_ESDP_SDP3 0x00000008 /* SDP3 Data Value */
11afc1b1
PW		 1307#define IXGBE_ESDP_SDP4 0x00000010 /* SDP4 Data Value */
1308#define IXGBE_ESDP_SDP5 0x00000020 /* SDP5 Data Value */
1309#define IXGBE_ESDP_SDP6 0x00000040 /* SDP6 Data Value */
9a799d71 1310#define IXGBE_ESDP_SDP4_DIR 0x00000004 /* SDP4 IO direction */
11afc1b1 1311#define IXGBE_ESDP_SDP5_DIR 0x00002000 /* SDP5 IO direction */
9a799d71
AK		 1312
1313/* LEDCTL Bit Masks */
1314#define IXGBE_LED_IVRT_BASE 0x00000040
1315#define IXGBE_LED_BLINK_BASE 0x00000080
1316#define IXGBE_LED_MODE_MASK_BASE 0x0000000F
1317#define IXGBE_LED_OFFSET(_base, _i) (_base << (8 * (_i)))
1318#define IXGBE_LED_MODE_SHIFT(_i) (8*(_i))
1319#define IXGBE_LED_IVRT(_i) IXGBE_LED_OFFSET(IXGBE_LED_IVRT_BASE, _i)
1320#define IXGBE_LED_BLINK(_i) IXGBE_LED_OFFSET(IXGBE_LED_BLINK_BASE, _i)
1321#define IXGBE_LED_MODE_MASK(_i) IXGBE_LED_OFFSET(IXGBE_LED_MODE_MASK_BASE, _i)
1322
1323/* LED modes */
1324#define IXGBE_LED_LINK_UP 0x0
1325#define IXGBE_LED_LINK_10G 0x1
1326#define IXGBE_LED_MAC 0x2
1327#define IXGBE_LED_FILTER 0x3
1328#define IXGBE_LED_LINK_ACTIVE 0x4
1329#define IXGBE_LED_LINK_1G 0x5
1330#define IXGBE_LED_ON 0xE
1331#define IXGBE_LED_OFF 0xF
1332
1333/* AUTOC Bit Masks */
3201d313 1334#define IXGBE_AUTOC_KX4_KX_SUPP_MASK 0xC0000000
9a799d71
AK		 1335#define IXGBE_AUTOC_KX4_SUPP 0x80000000
1336#define IXGBE_AUTOC_KX_SUPP 0x40000000
1337#define IXGBE_AUTOC_PAUSE 0x30000000
1338#define IXGBE_AUTOC_RF 0x08000000
1339#define IXGBE_AUTOC_PD_TMR 0x06000000
1340#define IXGBE_AUTOC_AN_RX_LOOSE 0x01000000
1341#define IXGBE_AUTOC_AN_RX_DRIFT 0x00800000
1342#define IXGBE_AUTOC_AN_RX_ALIGN 0x007C0000
11afc1b1
PW		 1343#define IXGBE_AUTOC_FECA 0x00040000
1344#define IXGBE_AUTOC_FECR 0x00020000
1345#define IXGBE_AUTOC_KR_SUPP 0x00010000
9a799d71
AK		 1346#define IXGBE_AUTOC_AN_RESTART 0x00001000
1347#define IXGBE_AUTOC_FLU 0x00000001
1348#define IXGBE_AUTOC_LMS_SHIFT 13
11afc1b1
PW		 1349#define IXGBE_AUTOC_LMS_10G_SERIAL (0x3 << IXGBE_AUTOC_LMS_SHIFT)
1350#define IXGBE_AUTOC_LMS_KX4_KX_KR (0x4 << IXGBE_AUTOC_LMS_SHIFT)
1351#define IXGBE_AUTOC_LMS_SGMII_1G_100M (0x5 << IXGBE_AUTOC_LMS_SHIFT)
1352#define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN (0x6 << IXGBE_AUTOC_LMS_SHIFT)
1353#define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII (0x7 << IXGBE_AUTOC_LMS_SHIFT)
c44ade9e
JB		 1354#define IXGBE_AUTOC_LMS_MASK (0x7 << IXGBE_AUTOC_LMS_SHIFT)
1355#define IXGBE_AUTOC_LMS_1G_LINK_NO_AN (0x0 << IXGBE_AUTOC_LMS_SHIFT)
1356#define IXGBE_AUTOC_LMS_10G_LINK_NO_AN (0x1 << IXGBE_AUTOC_LMS_SHIFT)
1357#define IXGBE_AUTOC_LMS_1G_AN (0x2 << IXGBE_AUTOC_LMS_SHIFT)
1358#define IXGBE_AUTOC_LMS_KX4_AN (0x4 << IXGBE_AUTOC_LMS_SHIFT)
1359#define IXGBE_AUTOC_LMS_KX4_AN_1G_AN (0x6 << IXGBE_AUTOC_LMS_SHIFT)
1360#define IXGBE_AUTOC_LMS_ATTACH_TYPE (0x7 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
1361
11afc1b1
PW		 1362#define IXGBE_AUTOC_1G_PMA_PMD_MASK 0x00000200
1363#define IXGBE_AUTOC_1G_PMA_PMD_SHIFT 9
1364#define IXGBE_AUTOC_10G_PMA_PMD_MASK 0x00000180
1365#define IXGBE_AUTOC_10G_PMA_PMD_SHIFT 7
9a799d71
AK		 1366#define IXGBE_AUTOC_10G_XAUI (0x0 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
1367#define IXGBE_AUTOC_10G_KX4 (0x1 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
1368#define IXGBE_AUTOC_10G_CX4 (0x2 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
1369#define IXGBE_AUTOC_1G_BX (0x0 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
1370#define IXGBE_AUTOC_1G_KX (0x1 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
11afc1b1
PW		 1371#define IXGBE_AUTOC_1G_SFI (0x0 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
1372#define IXGBE_AUTOC_1G_KX_BX (0x1 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
1373
1374#define IXGBE_AUTOC2_UPPER_MASK 0xFFFF0000
1375#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK 0x00030000
1376#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT 16
1377#define IXGBE_AUTOC2_10G_KR (0x0 << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)
1378#define IXGBE_AUTOC2_10G_XFI (0x1 << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)
1379#define IXGBE_AUTOC2_10G_SFI (0x2 << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)
9a799d71
AK		 1380
1381/* LINKS Bit Masks */
1382#define IXGBE_LINKS_KX_AN_COMP 0x80000000
1383#define IXGBE_LINKS_UP 0x40000000
1384#define IXGBE_LINKS_SPEED 0x20000000
1385#define IXGBE_LINKS_MODE 0x18000000
1386#define IXGBE_LINKS_RX_MODE 0x06000000
1387#define IXGBE_LINKS_TX_MODE 0x01800000
1388#define IXGBE_LINKS_XGXS_EN 0x00400000
11afc1b1 1389#define IXGBE_LINKS_SGMII_EN 0x02000000
9a799d71
AK		 1390#define IXGBE_LINKS_PCS_1G_EN 0x00200000
1391#define IXGBE_LINKS_1G_AN_EN 0x00100000
1392#define IXGBE_LINKS_KX_AN_IDLE 0x00080000
1393#define IXGBE_LINKS_1G_SYNC 0x00040000
1394#define IXGBE_LINKS_10G_ALIGN 0x00020000
1395#define IXGBE_LINKS_10G_LANE_SYNC 0x00017000
1396#define IXGBE_LINKS_TL_FAULT 0x00001000
1397#define IXGBE_LINKS_SIGNAL 0x00000F00
1398
11afc1b1
PW		 1399#define IXGBE_LINKS_SPEED_82599 0x30000000
1400#define IXGBE_LINKS_SPEED_10G_82599 0x30000000
1401#define IXGBE_LINKS_SPEED_1G_82599 0x20000000
1402#define IXGBE_LINKS_SPEED_100_82599 0x10000000
cf8280ee 1403#define IXGBE_LINK_UP_TIME 90 /* 9.0 Seconds */
9a799d71
AK		 1404#define IXGBE_AUTO_NEG_TIME 45 /* 4.5 Seconds */
1405
0ecc061d
PWJ		 1406/* PCS1GLSTA Bit Masks */
1407#define IXGBE_PCS1GLSTA_LINK_OK 1
1408#define IXGBE_PCS1GLSTA_SYNK_OK 0x10
1409#define IXGBE_PCS1GLSTA_AN_COMPLETE 0x10000
1410#define IXGBE_PCS1GLSTA_AN_PAGE_RX 0x20000
1411#define IXGBE_PCS1GLSTA_AN_TIMED_OUT 0x40000
1412#define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT 0x80000
1413#define IXGBE_PCS1GLSTA_AN_ERROR_RWS 0x100000
1414
1415#define IXGBE_PCS1GANA_SYM_PAUSE 0x80
1416#define IXGBE_PCS1GANA_ASM_PAUSE 0x100
1417
1418/* PCS1GLCTL Bit Masks */
1419#define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN 0x00040000 /* PCS 1G autoneg to en */
1420#define IXGBE_PCS1GLCTL_FLV_LINK_UP 1
1421#define IXGBE_PCS1GLCTL_FORCE_LINK 0x20
1422#define IXGBE_PCS1GLCTL_LOW_LINK_LATCH 0x40
1423#define IXGBE_PCS1GLCTL_AN_ENABLE 0x10000
1424#define IXGBE_PCS1GLCTL_AN_RESTART 0x20000
1425
9a799d71
AK		 1426/* SW Semaphore Register bitmasks */
1427#define IXGBE_SWSM_SMBI 0x00000001 /* Driver Semaphore bit */
1428#define IXGBE_SWSM_SWESMBI 0x00000002 /* FW Semaphore bit */
1429#define IXGBE_SWSM_WMNG 0x00000004 /* Wake MNG Clock */
1430
1431/* GSSR definitions */
1432#define IXGBE_GSSR_EEP_SM 0x0001
1433#define IXGBE_GSSR_PHY0_SM 0x0002
1434#define IXGBE_GSSR_PHY1_SM 0x0004
1435#define IXGBE_GSSR_MAC_CSR_SM 0x0008
1436#define IXGBE_GSSR_FLASH_SM 0x0010
1437
1438/* EEC Register */
1439#define IXGBE_EEC_SK 0x00000001 /* EEPROM Clock */
1440#define IXGBE_EEC_CS 0x00000002 /* EEPROM Chip Select */
1441#define IXGBE_EEC_DI 0x00000004 /* EEPROM Data In */
1442#define IXGBE_EEC_DO 0x00000008 /* EEPROM Data Out */
1443#define IXGBE_EEC_FWE_MASK 0x00000030 /* FLASH Write Enable */
1444#define IXGBE_EEC_FWE_DIS 0x00000010 /* Disable FLASH writes */
1445#define IXGBE_EEC_FWE_EN 0x00000020 /* Enable FLASH writes */
1446#define IXGBE_EEC_FWE_SHIFT 4
1447#define IXGBE_EEC_REQ 0x00000040 /* EEPROM Access Request */
1448#define IXGBE_EEC_GNT 0x00000080 /* EEPROM Access Grant */
1449#define IXGBE_EEC_PRES 0x00000100 /* EEPROM Present */
1450#define IXGBE_EEC_ARD 0x00000200 /* EEPROM Auto Read Done */
1451/* EEPROM Addressing bits based on type (0-small, 1-large) */
1452#define IXGBE_EEC_ADDR_SIZE 0x00000400
1453#define IXGBE_EEC_SIZE 0x00007800 /* EEPROM Size */
1454
1455#define IXGBE_EEC_SIZE_SHIFT 11
1456#define IXGBE_EEPROM_WORD_SIZE_SHIFT 6
1457#define IXGBE_EEPROM_OPCODE_BITS 8
1458
1459/* Checksum and EEPROM pointers */
1460#define IXGBE_EEPROM_CHECKSUM 0x3F
1461#define IXGBE_EEPROM_SUM 0xBABA
1462#define IXGBE_PCIE_ANALOG_PTR 0x03
1463#define IXGBE_ATLAS0_CONFIG_PTR 0x04
1464#define IXGBE_ATLAS1_CONFIG_PTR 0x05
1465#define IXGBE_PCIE_GENERAL_PTR 0x06
1466#define IXGBE_PCIE_CONFIG0_PTR 0x07
1467#define IXGBE_PCIE_CONFIG1_PTR 0x08
1468#define IXGBE_CORE0_PTR 0x09
1469#define IXGBE_CORE1_PTR 0x0A
1470#define IXGBE_MAC0_PTR 0x0B
1471#define IXGBE_MAC1_PTR 0x0C
1472#define IXGBE_CSR0_CONFIG_PTR 0x0D
1473#define IXGBE_CSR1_CONFIG_PTR 0x0E
1474#define IXGBE_FW_PTR 0x0F
1475#define IXGBE_PBANUM0_PTR 0x15
1476#define IXGBE_PBANUM1_PTR 0x16
04193058 1477#define IXGBE_DEVICE_CAPS 0x2C
0365e6e4 1478#define IXGBE_SAN_MAC_ADDR_PTR 0x28
11afc1b1 1479#define IXGBE_PCIE_MSIX_82599_CAPS 0x72
eb7f139c
PWJ		 1480#define IXGBE_PCIE_MSIX_82598_CAPS 0x62
1481
1482/* MSI-X capability fields masks */
1483#define IXGBE_PCIE_MSIX_TBL_SZ_MASK 0x7FF
9a799d71 1484
c44ade9e
JB		 1485/* Legacy EEPROM word offsets */
1486#define IXGBE_ISCSI_BOOT_CAPS 0x0033
1487#define IXGBE_ISCSI_SETUP_PORT_0 0x0030
1488#define IXGBE_ISCSI_SETUP_PORT_1 0x0034
1489
9a799d71
AK		 1490/* EEPROM Commands - SPI */
1491#define IXGBE_EEPROM_MAX_RETRY_SPI 5000 /* Max wait 5ms for RDY signal */
1492#define IXGBE_EEPROM_STATUS_RDY_SPI 0x01
1493#define IXGBE_EEPROM_READ_OPCODE_SPI 0x03 /* EEPROM read opcode */
1494#define IXGBE_EEPROM_WRITE_OPCODE_SPI 0x02 /* EEPROM write opcode */
1495#define IXGBE_EEPROM_A8_OPCODE_SPI 0x08 /* opcode bit-3 = addr bit-8 */
1496#define IXGBE_EEPROM_WREN_OPCODE_SPI 0x06 /* EEPROM set Write Ena latch */
c44ade9e 1497/* EEPROM reset Write Enable latch */
9a799d71
AK		 1498#define IXGBE_EEPROM_WRDI_OPCODE_SPI 0x04
1499#define IXGBE_EEPROM_RDSR_OPCODE_SPI 0x05 /* EEPROM read Status reg */
1500#define IXGBE_EEPROM_WRSR_OPCODE_SPI 0x01 /* EEPROM write Status reg */
1501#define IXGBE_EEPROM_ERASE4K_OPCODE_SPI 0x20 /* EEPROM ERASE 4KB */
1502#define IXGBE_EEPROM_ERASE64K_OPCODE_SPI 0xD8 /* EEPROM ERASE 64KB */
1503#define IXGBE_EEPROM_ERASE256_OPCODE_SPI 0xDB /* EEPROM ERASE 256B */
1504
1505/* EEPROM Read Register */
1506#define IXGBE_EEPROM_READ_REG_DATA 16 /* data offset in EEPROM read reg */
1507#define IXGBE_EEPROM_READ_REG_DONE 2 /* Offset to READ done bit */
1508#define IXGBE_EEPROM_READ_REG_START 1 /* First bit to start operation */
1509#define IXGBE_EEPROM_READ_ADDR_SHIFT 2 /* Shift to the address bits */
1510
1511#define IXGBE_ETH_LENGTH_OF_ADDRESS 6
1512
1513#ifndef IXGBE_EEPROM_GRANT_ATTEMPTS
1514#define IXGBE_EEPROM_GRANT_ATTEMPTS 1000 /* EEPROM # attempts to gain grant */
1515#endif
1516
1517#ifndef IXGBE_EERD_ATTEMPTS
1518/* Number of 5 microseconds we wait for EERD read to complete */
1519#define IXGBE_EERD_ATTEMPTS 100000
1520#endif
1521
0365e6e4
PW		 1522#define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET 0x0
1523#define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET 0x3
04193058 1524#define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP 0x1
eacd73f7 1525#define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS 0x2
794caeb2
PWJ		 1526#define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR 0x4
1527#define IXGBE_FW_PATCH_VERSION_4 0x7
04193058 1528
9a799d71
AK		 1529/* PCI Bus Info */
1530#define IXGBE_PCI_LINK_STATUS 0xB2
202ff1ec 1531#define IXGBE_PCI_DEVICE_CONTROL2 0xC8
9a799d71
AK		 1532#define IXGBE_PCI_LINK_WIDTH 0x3F0
1533#define IXGBE_PCI_LINK_WIDTH_1 0x10
1534#define IXGBE_PCI_LINK_WIDTH_2 0x20
1535#define IXGBE_PCI_LINK_WIDTH_4 0x40
1536#define IXGBE_PCI_LINK_WIDTH_8 0x80
1537#define IXGBE_PCI_LINK_SPEED 0xF
1538#define IXGBE_PCI_LINK_SPEED_2500 0x1
1539#define IXGBE_PCI_LINK_SPEED_5000 0x2
11afc1b1
PW		 1540#define IXGBE_PCI_HEADER_TYPE_REGISTER 0x0E
1541#define IXGBE_PCI_HEADER_TYPE_MULTIFUNC 0x80
202ff1ec 1542#define IXGBE_PCI_DEVICE_CONTROL2_16ms 0x0005
9a799d71
AK		 1543
1544/* Number of 100 microseconds we wait for PCI Express master disable */
1545#define IXGBE_PCI_MASTER_DISABLE_TIMEOUT 800
1546
9a799d71
AK		 1547/* Check whether address is multicast. This is little-endian specific check.*/
1548#define IXGBE_IS_MULTICAST(Address) \
c44ade9e 1549 (bool)(((u8 *)(Address))[0] & ((u8)0x01))
9a799d71
AK		 1550
1551/* Check whether an address is broadcast. */
1552#define IXGBE_IS_BROADCAST(Address) \
c44ade9e
JB		 1553 ((((u8 *)(Address))[0] == ((u8)0xff)) && \
1554 (((u8 *)(Address))[1] == ((u8)0xff)))
9a799d71
AK		 1555
1556/* RAH */
1557#define IXGBE_RAH_VIND_MASK 0x003C0000
1558#define IXGBE_RAH_VIND_SHIFT 18
1559#define IXGBE_RAH_AV 0x80000000
c44ade9e 1560#define IXGBE_CLEAR_VMDQ_ALL 0xFFFFFFFF
9a799d71 1561
9a799d71
AK		 1562/* Header split receive */
1563#define IXGBE_RFCTL_ISCSI_DIS 0x00000001
1564#define IXGBE_RFCTL_ISCSI_DWC_MASK 0x0000003E
1565#define IXGBE_RFCTL_ISCSI_DWC_SHIFT 1
1566#define IXGBE_RFCTL_NFSW_DIS 0x00000040
1567#define IXGBE_RFCTL_NFSR_DIS 0x00000080
1568#define IXGBE_RFCTL_NFS_VER_MASK 0x00000300
1569#define IXGBE_RFCTL_NFS_VER_SHIFT 8
1570#define IXGBE_RFCTL_NFS_VER_2 0
1571#define IXGBE_RFCTL_NFS_VER_3 1
1572#define IXGBE_RFCTL_NFS_VER_4 2
1573#define IXGBE_RFCTL_IPV6_DIS 0x00000400
1574#define IXGBE_RFCTL_IPV6_XSUM_DIS 0x00000800
1575#define IXGBE_RFCTL_IPFRSP_DIS 0x00004000
1576#define IXGBE_RFCTL_IPV6_EX_DIS 0x00010000
1577#define IXGBE_RFCTL_NEW_IPV6_EXT_DIS 0x00020000
1578
1579/* Transmit Config masks */
1580#define IXGBE_TXDCTL_ENABLE 0x02000000 /* Enable specific Tx Queue */
1581#define IXGBE_TXDCTL_SWFLSH 0x04000000 /* Tx Desc. write-back flushing */
1582/* Enable short packet padding to 64 bytes */
1583#define IXGBE_TX_PAD_ENABLE 0x00000400
1584#define IXGBE_JUMBO_FRAME_ENABLE 0x00000004 /* Allow jumbo frames */
1585/* This allows for 16K packets + 4k for vlan */
1586#define IXGBE_MAX_FRAME_SZ 0x40040000
1587
1588#define IXGBE_TDWBAL_HEAD_WB_ENABLE 0x1 /* Tx head write-back enable */
c44ade9e 1589#define IXGBE_TDWBAL_SEQNUM_WB_ENABLE 0x2 /* Tx seq# write-back enable */
9a799d71
AK		 1590
1591/* Receive Config masks */
1592#define IXGBE_RXCTRL_RXEN 0x00000001 /* Enable Receiver */
1593#define IXGBE_RXCTRL_DMBYPS 0x00000002 /* Descriptor Monitor Bypass */
1594#define IXGBE_RXDCTL_ENABLE 0x02000000 /* Enable specific Rx Queue */
11afc1b1 1595#define IXGBE_RXDCTL_VME 0x40000000 /* VLAN mode enable */
9a799d71
AK		 1596
1597#define IXGBE_FCTRL_SBP 0x00000002 /* Store Bad Packet */
1598#define IXGBE_FCTRL_MPE 0x00000100 /* Multicast Promiscuous Ena*/
1599#define IXGBE_FCTRL_UPE 0x00000200 /* Unicast Promiscuous Ena */
1600#define IXGBE_FCTRL_BAM 0x00000400 /* Broadcast Accept Mode */
1601#define IXGBE_FCTRL_PMCF 0x00001000 /* Pass MAC Control Frames */
1602#define IXGBE_FCTRL_DPF 0x00002000 /* Discard Pause Frame */
c44ade9e 1603/* Receive Priority Flow Control Enable */
9a799d71
AK		 1604#define IXGBE_FCTRL_RPFCE 0x00004000
1605#define IXGBE_FCTRL_RFCE 0x00008000 /* Receive Flow Control Ena */
11afc1b1
PW		 1606#define IXGBE_MFLCN_PMCF 0x00000001 /* Pass MAC Control Frames */
1607#define IXGBE_MFLCN_DPF 0x00000002 /* Discard Pause Frame */
1608#define IXGBE_MFLCN_RPFCE 0x00000004 /* Receive Priority FC Enable */
1609#define IXGBE_MFLCN_RFCE 0x00000008 /* Receive FC Enable */
9a799d71
AK		 1610
1611/* Multiple Receive Queue Control */
1612#define IXGBE_MRQC_RSSEN 0x00000001 /* RSS Enable */
11afc1b1
PW		 1613#define IXGBE_MRQC_MRQE_MASK 0xF /* Bits 3:0 */
1614#define IXGBE_MRQC_RT8TCEN 0x00000002 /* 8 TC no RSS */
1615#define IXGBE_MRQC_RT4TCEN 0x00000003 /* 4 TC no RSS */
1616#define IXGBE_MRQC_RTRSS8TCEN 0x00000004 /* 8 TC w/ RSS */
1617#define IXGBE_MRQC_RTRSS4TCEN 0x00000005 /* 4 TC w/ RSS */
1618#define IXGBE_MRQC_VMDQEN 0x00000008 /* VMDq2 64 pools no RSS */
1619#define IXGBE_MRQC_VMDQRSS32EN 0x0000000A /* VMDq2 32 pools w/ RSS */
1620#define IXGBE_MRQC_VMDQRSS64EN 0x0000000B /* VMDq2 64 pools w/ RSS */
1621#define IXGBE_MRQC_VMDQRT8TCEN 0x0000000C /* VMDq2/RT 16 pool 8 TC */
1622#define IXGBE_MRQC_VMDQRT4TCEN 0x0000000D /* VMDq2/RT 32 pool 4 TC */
9a799d71
AK		 1623#define IXGBE_MRQC_RSS_FIELD_MASK 0xFFFF0000
1624#define IXGBE_MRQC_RSS_FIELD_IPV4_TCP 0x00010000
1625#define IXGBE_MRQC_RSS_FIELD_IPV4 0x00020000
1626#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 0x00040000
1627#define IXGBE_MRQC_RSS_FIELD_IPV6_EX 0x00080000
1628#define IXGBE_MRQC_RSS_FIELD_IPV6 0x00100000
1629#define IXGBE_MRQC_RSS_FIELD_IPV6_TCP 0x00200000
1630#define IXGBE_MRQC_RSS_FIELD_IPV4_UDP 0x00400000
1631#define IXGBE_MRQC_RSS_FIELD_IPV6_UDP 0x00800000
1632#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 0x01000000
11afc1b1
PW		 1633#define IXGBE_MRQC_L3L4TXSWEN 0x00008000
1634
1635/* Queue Drop Enable */
1636#define IXGBE_QDE_ENABLE 0x00000001
1637#define IXGBE_QDE_IDX_MASK 0x00007F00
1638#define IXGBE_QDE_IDX_SHIFT 8
9a799d71
AK		 1639
1640#define IXGBE_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
1641#define IXGBE_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
1642#define IXGBE_TXD_CMD_EOP 0x01000000 /* End of Packet */
1643#define IXGBE_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
1644#define IXGBE_TXD_CMD_IC 0x04000000 /* Insert Checksum */
1645#define IXGBE_TXD_CMD_RS 0x08000000 /* Report Status */
1646#define IXGBE_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
1647#define IXGBE_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
1648#define IXGBE_TXD_STAT_DD 0x00000001 /* Descriptor Done */
1649
11afc1b1
PW		 1650#define IXGBE_RXDADV_IPSEC_STATUS_SECP 0x00020000
1651#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL 0x08000000
1652#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH 0x10000000
1653#define IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED 0x18000000
1654#define IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK 0x18000000
1655/* Multiple Transmit Queue Command Register */
1656#define IXGBE_MTQC_RT_ENA 0x1 /* DCB Enable */
1657#define IXGBE_MTQC_VT_ENA 0x2 /* VMDQ2 Enable */
1658#define IXGBE_MTQC_64Q_1PB 0x0 /* 64 queues 1 pack buffer */
d988eadb
DS		 1659#define IXGBE_MTQC_32VF 0x8 /* 4 TX Queues per pool w/32VF's */
1660#define IXGBE_MTQC_64VF 0x4 /* 2 TX Queues per pool w/64VF's */
11afc1b1
PW		 1661#define IXGBE_MTQC_8TC_8TQ 0xC /* 8 TC if RT_ENA or 8 TQ if VT_ENA */
1662
9a799d71
AK		 1663/* Receive Descriptor bit definitions */
1664#define IXGBE_RXD_STAT_DD 0x01 /* Descriptor Done */
1665#define IXGBE_RXD_STAT_EOP 0x02 /* End of Packet */
11afc1b1 1666#define IXGBE_RXD_STAT_FLM 0x04 /* FDir Match */
9a799d71 1667#define IXGBE_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
11afc1b1
PW		 1668#define IXGBE_RXDADV_NEXTP_MASK 0x000FFFF0 /* Next Descriptor Index */
1669#define IXGBE_RXDADV_NEXTP_SHIFT 0x00000004
c44ade9e 1670#define IXGBE_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
9a799d71
AK		 1671#define IXGBE_RXD_STAT_L4CS 0x20 /* L4 xsum calculated */
1672#define IXGBE_RXD_STAT_IPCS 0x40 /* IP xsum calculated */
1673#define IXGBE_RXD_STAT_PIF 0x80 /* passed in-exact filter */
1674#define IXGBE_RXD_STAT_CRCV 0x100 /* Speculative CRC Valid */
1675#define IXGBE_RXD_STAT_VEXT 0x200 /* 1st VLAN found */
1676#define IXGBE_RXD_STAT_UDPV 0x400 /* Valid UDP checksum */
1677#define IXGBE_RXD_STAT_DYNINT 0x800 /* Pkt caused INT via DYNINT */
11afc1b1
PW		 1678#define IXGBE_RXD_STAT_LLINT 0x800 /* Pkt caused Low Latency Interrupt */
1679#define IXGBE_RXD_STAT_TS 0x10000 /* Time Stamp */
1680#define IXGBE_RXD_STAT_SECP 0x20000 /* Security Processing */
1681#define IXGBE_RXD_STAT_LB 0x40000 /* Loopback Status */
9a799d71
AK		 1682#define IXGBE_RXD_STAT_ACK 0x8000 /* ACK Packet indication */
1683#define IXGBE_RXD_ERR_CE 0x01 /* CRC Error */
1684#define IXGBE_RXD_ERR_LE 0x02 /* Length Error */
1685#define IXGBE_RXD_ERR_PE 0x08 /* Packet Error */
1686#define IXGBE_RXD_ERR_OSE 0x10 /* Oversize Error */
1687#define IXGBE_RXD_ERR_USE 0x20 /* Undersize Error */
1688#define IXGBE_RXD_ERR_TCPE 0x40 /* TCP/UDP Checksum Error */
1689#define IXGBE_RXD_ERR_IPE 0x80 /* IP Checksum Error */
11afc1b1
PW		 1690#define IXGBE_RXDADV_ERR_MASK 0xfff00000 /* RDESC.ERRORS mask */
1691#define IXGBE_RXDADV_ERR_SHIFT 20 /* RDESC.ERRORS shift */
bff66176
YZ		 1692#define IXGBE_RXDADV_ERR_FCEOFE 0x80000000 /* FCoEFe/IPE */
1693#define IXGBE_RXDADV_ERR_FCERR 0x00700000 /* FCERR/FDIRERR */
bfde493e
PWJ		 1694#define IXGBE_RXDADV_ERR_FDIR_LEN 0x00100000 /* FDIR Length error */
1695#define IXGBE_RXDADV_ERR_FDIR_DROP 0x00200000 /* FDIR Drop error */
1696#define IXGBE_RXDADV_ERR_FDIR_COLL 0x00400000 /* FDIR Collision error */
c44ade9e 1697#define IXGBE_RXDADV_ERR_HBO 0x00800000 /*Header Buffer Overflow */
9a799d71
AK		 1698#define IXGBE_RXDADV_ERR_CE 0x01000000 /* CRC Error */
1699#define IXGBE_RXDADV_ERR_LE 0x02000000 /* Length Error */
1700#define IXGBE_RXDADV_ERR_PE 0x08000000 /* Packet Error */
1701#define IXGBE_RXDADV_ERR_OSE 0x10000000 /* Oversize Error */
1702#define IXGBE_RXDADV_ERR_USE 0x20000000 /* Undersize Error */
1703#define IXGBE_RXDADV_ERR_TCPE 0x40000000 /* TCP/UDP Checksum Error */
1704#define IXGBE_RXDADV_ERR_IPE 0x80000000 /* IP Checksum Error */
1705#define IXGBE_RXD_VLAN_ID_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
1706#define IXGBE_RXD_PRI_MASK 0xE000 /* Priority is in upper 3 bits */
1707#define IXGBE_RXD_PRI_SHIFT 13
1708#define IXGBE_RXD_CFI_MASK 0x1000 /* CFI is bit 12 */
1709#define IXGBE_RXD_CFI_SHIFT 12
1710
11afc1b1
PW		 1711#define IXGBE_RXDADV_STAT_DD IXGBE_RXD_STAT_DD /* Done */
1712#define IXGBE_RXDADV_STAT_EOP IXGBE_RXD_STAT_EOP /* End of Packet */
1713#define IXGBE_RXDADV_STAT_FLM IXGBE_RXD_STAT_FLM /* FDir Match */
1714#define IXGBE_RXDADV_STAT_VP IXGBE_RXD_STAT_VP /* IEEE VLAN Pkt */
1715#define IXGBE_RXDADV_STAT_MASK 0x000fffff /* Stat/NEXTP: bit 0-19 */
bff66176
YZ		 1716#define IXGBE_RXDADV_STAT_FCEOFS 0x00000040 /* FCoE EOF/SOF Stat */
1717#define IXGBE_RXDADV_STAT_FCSTAT 0x00000030 /* FCoE Pkt Stat */
1718#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000 /* 00: No Ctxt Match */
1719#define IXGBE_RXDADV_STAT_FCSTAT_NODDP 0x00000010 /* 01: Ctxt w/o DDP */
1720#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020 /* 10: Recv. FCP_RSP */
1721#define IXGBE_RXDADV_STAT_FCSTAT_DDP 0x00000030 /* 11: Ctxt w/ DDP */
11afc1b1
PW		 1722
1723/* PSRTYPE bit definitions */
1724#define IXGBE_PSRTYPE_TCPHDR 0x00000010
1725#define IXGBE_PSRTYPE_UDPHDR 0x00000020
1726#define IXGBE_PSRTYPE_IPV4HDR 0x00000100
1727#define IXGBE_PSRTYPE_IPV6HDR 0x00000200
dfa12f05 1728#define IXGBE_PSRTYPE_L2HDR 0x00001000
c44ade9e 1729
9a799d71 1730/* SRRCTL bit definitions */
c44ade9e 1731#define IXGBE_SRRCTL_BSIZEPKT_SHIFT 10 /* so many KBs */
11afc1b1
PW		 1732#define IXGBE_SRRCTL_RDMTS_SHIFT 22
1733#define IXGBE_SRRCTL_RDMTS_MASK 0x01C00000
1734#define IXGBE_SRRCTL_DROP_EN 0x10000000
c44ade9e
JB		 1735#define IXGBE_SRRCTL_BSIZEPKT_MASK 0x0000007F
1736#define IXGBE_SRRCTL_BSIZEHDR_MASK 0x00003F00
1737#define IXGBE_SRRCTL_DESCTYPE_LEGACY 0x00000000
9a799d71
AK		 1738#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
1739#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT 0x04000000
1740#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000
1741#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
c44ade9e 1742#define IXGBE_SRRCTL_DESCTYPE_MASK 0x0E000000
9a799d71
AK		 1743
1744#define IXGBE_RXDPS_HDRSTAT_HDRSP 0x00008000
1745#define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF
1746
1747#define IXGBE_RXDADV_RSSTYPE_MASK 0x0000000F
1748#define IXGBE_RXDADV_PKTTYPE_MASK 0x0000FFF0
11afc1b1 1749#define IXGBE_RXDADV_PKTTYPE_MASK_EX 0x0001FFF0
9a799d71
AK		 1750#define IXGBE_RXDADV_HDRBUFLEN_MASK 0x00007FE0
1751#define IXGBE_RXDADV_HDRBUFLEN_SHIFT 5
1752#define IXGBE_RXDADV_SPLITHEADER_EN 0x00001000
1753#define IXGBE_RXDADV_SPH 0x8000
1754
1755/* RSS Hash results */
1756#define IXGBE_RXDADV_RSSTYPE_NONE 0x00000000
1757#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP 0x00000001
1758#define IXGBE_RXDADV_RSSTYPE_IPV4 0x00000002
1759#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP 0x00000003
1760#define IXGBE_RXDADV_RSSTYPE_IPV6_EX 0x00000004
1761#define IXGBE_RXDADV_RSSTYPE_IPV6 0x00000005
1762#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006
1763#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP 0x00000007
1764#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP 0x00000008
1765#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009
1766
1767/* RSS Packet Types as indicated in the receive descriptor. */
1768#define IXGBE_RXDADV_PKTTYPE_NONE 0x00000000
1769#define IXGBE_RXDADV_PKTTYPE_IPV4 0x00000010 /* IPv4 hdr present */
1770#define IXGBE_RXDADV_PKTTYPE_IPV4_EX 0x00000020 /* IPv4 hdr + extensions */
1771#define IXGBE_RXDADV_PKTTYPE_IPV6 0x00000040 /* IPv6 hdr present */
1772#define IXGBE_RXDADV_PKTTYPE_IPV6_EX 0x00000080 /* IPv6 hdr + extensions */
1773#define IXGBE_RXDADV_PKTTYPE_TCP 0x00000100 /* TCP hdr present */
1774#define IXGBE_RXDADV_PKTTYPE_UDP 0x00000200 /* UDP hdr present */
1775#define IXGBE_RXDADV_PKTTYPE_SCTP 0x00000400 /* SCTP hdr present */
1776#define IXGBE_RXDADV_PKTTYPE_NFS 0x00000800 /* NFS hdr present */
11afc1b1
PW		 1777#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP 0x00001000 /* IPSec ESP */
1778#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH 0x00002000 /* IPSec AH */
1779#define IXGBE_RXDADV_PKTTYPE_LINKSEC 0x00004000 /* LinkSec Encap */
1780#define IXGBE_RXDADV_PKTTYPE_ETQF 0x00008000 /* PKTTYPE is ETQF index */
1781#define IXGBE_RXDADV_PKTTYPE_ETQF_MASK 0x00000070 /* ETQF has 8 indices */
1782#define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT 4 /* Right-shift 4 bits */
1783
1784/* Security Processing bit Indication */
1785#define IXGBE_RXDADV_LNKSEC_STATUS_SECP 0x00020000
1786#define IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH 0x08000000
1787#define IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR 0x10000000
1788#define IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK 0x18000000
1789#define IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG 0x18000000
1790
9a799d71 1791/* Masks to determine if packets should be dropped due to frame errors */
c44ade9e
JB		 1792#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \
1793 IXGBE_RXD_ERR_CE | \
1794 IXGBE_RXD_ERR_LE | \
1795 IXGBE_RXD_ERR_PE | \
1796 IXGBE_RXD_ERR_OSE | \
1797 IXGBE_RXD_ERR_USE)
1798
1799#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \
1800 IXGBE_RXDADV_ERR_CE | \
1801 IXGBE_RXDADV_ERR_LE | \
1802 IXGBE_RXDADV_ERR_PE | \
1803 IXGBE_RXDADV_ERR_OSE | \
1804 IXGBE_RXDADV_ERR_USE)
9a799d71
AK		 1805
1806/* Multicast bit mask */
1807#define IXGBE_MCSTCTRL_MFE 0x4
1808
1809/* Number of Transmit and Receive Descriptors must be a multiple of 8 */
1810#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE 8
1811#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE 8
1812#define IXGBE_REQ_TX_BUFFER_GRANULARITY 1024
1813
1814/* Vlan-specific macros */
1815#define IXGBE_RX_DESC_SPECIAL_VLAN_MASK 0x0FFF /* VLAN ID in lower 12 bits */
1816#define IXGBE_RX_DESC_SPECIAL_PRI_MASK 0xE000 /* Priority in upper 3 bits */
1817#define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT 0x000D /* Priority in upper 3 of 16 */
1818#define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT IXGBE_RX_DESC_SPECIAL_PRI_SHIFT
1819
11afc1b1
PW		 1820/* Little Endian defines */
1821#ifndef __le32
1822#define __le32 u32
1823#endif
1824#ifndef __le64
1825#define __le64 u64
1826
1827#endif
c44ade9e 1828
bfde493e
PWJ		 1829enum ixgbe_fdir_pballoc_type {
1830 IXGBE_FDIR_PBALLOC_64K = 0,
1831 IXGBE_FDIR_PBALLOC_128K,
1832 IXGBE_FDIR_PBALLOC_256K,
1833};
1834#define IXGBE_FDIR_PBALLOC_SIZE_SHIFT 16
1835
1836/* Flow Director register values */
1837#define IXGBE_FDIRCTRL_PBALLOC_64K 0x00000001
1838#define IXGBE_FDIRCTRL_PBALLOC_128K 0x00000002
1839#define IXGBE_FDIRCTRL_PBALLOC_256K 0x00000003
1840#define IXGBE_FDIRCTRL_INIT_DONE 0x00000008
1841#define IXGBE_FDIRCTRL_PERFECT_MATCH 0x00000010
1842#define IXGBE_FDIRCTRL_REPORT_STATUS 0x00000020
1843#define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS 0x00000080
1844#define IXGBE_FDIRCTRL_DROP_Q_SHIFT 8
1845#define IXGBE_FDIRCTRL_FLEX_SHIFT 16
1846#define IXGBE_FDIRCTRL_SEARCHLIM 0x00800000
1847#define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT 24
1848#define IXGBE_FDIRCTRL_FULL_THRESH_MASK 0xF0000000
1849#define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT 28
1850
1851#define IXGBE_FDIRTCPM_DPORTM_SHIFT 16
1852#define IXGBE_FDIRUDPM_DPORTM_SHIFT 16
1853#define IXGBE_FDIRIP6M_DIPM_SHIFT 16
1854#define IXGBE_FDIRM_VLANID 0x00000001
1855#define IXGBE_FDIRM_VLANP 0x00000002
1856#define IXGBE_FDIRM_POOL 0x00000004
1857#define IXGBE_FDIRM_L3P 0x00000008
1858#define IXGBE_FDIRM_L4P 0x00000010
1859#define IXGBE_FDIRM_FLEX 0x00000020
1860#define IXGBE_FDIRM_DIPv6 0x00000040
1861
1862#define IXGBE_FDIRFREE_FREE_MASK 0xFFFF
1863#define IXGBE_FDIRFREE_FREE_SHIFT 0
1864#define IXGBE_FDIRFREE_COLL_MASK 0x7FFF0000
1865#define IXGBE_FDIRFREE_COLL_SHIFT 16
1866#define IXGBE_FDIRLEN_MAXLEN_MASK 0x3F
1867#define IXGBE_FDIRLEN_MAXLEN_SHIFT 0
1868#define IXGBE_FDIRLEN_MAXHASH_MASK 0x7FFF0000
1869#define IXGBE_FDIRLEN_MAXHASH_SHIFT 16
1870#define IXGBE_FDIRUSTAT_ADD_MASK 0xFFFF
1871#define IXGBE_FDIRUSTAT_ADD_SHIFT 0
1872#define IXGBE_FDIRUSTAT_REMOVE_MASK 0xFFFF0000
1873#define IXGBE_FDIRUSTAT_REMOVE_SHIFT 16
1874#define IXGBE_FDIRFSTAT_FADD_MASK 0x00FF
1875#define IXGBE_FDIRFSTAT_FADD_SHIFT 0
1876#define IXGBE_FDIRFSTAT_FREMOVE_MASK 0xFF00
1877#define IXGBE_FDIRFSTAT_FREMOVE_SHIFT 8
1878#define IXGBE_FDIRPORT_DESTINATION_SHIFT 16
1879#define IXGBE_FDIRVLAN_FLEX_SHIFT 16
1880#define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT 15
1881#define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT 16
1882
1883#define IXGBE_FDIRCMD_CMD_MASK 0x00000003
1884#define IXGBE_FDIRCMD_CMD_ADD_FLOW 0x00000001
1885#define IXGBE_FDIRCMD_CMD_REMOVE_FLOW 0x00000002
1886#define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT 0x00000003
1887#define IXGBE_FDIRCMD_CMD_QUERY_REM_HASH 0x00000007
1888#define IXGBE_FDIRCMD_FILTER_UPDATE 0x00000008
1889#define IXGBE_FDIRCMD_IPv6DMATCH 0x00000010
1890#define IXGBE_FDIRCMD_L4TYPE_UDP 0x00000020
1891#define IXGBE_FDIRCMD_L4TYPE_TCP 0x00000040
1892#define IXGBE_FDIRCMD_L4TYPE_SCTP 0x00000060
1893#define IXGBE_FDIRCMD_IPV6 0x00000080
1894#define IXGBE_FDIRCMD_CLEARHT 0x00000100
1895#define IXGBE_FDIRCMD_DROP 0x00000200
1896#define IXGBE_FDIRCMD_INT 0x00000400
1897#define IXGBE_FDIRCMD_LAST 0x00000800
1898#define IXGBE_FDIRCMD_COLLISION 0x00001000
1899#define IXGBE_FDIRCMD_QUEUE_EN 0x00008000
1900#define IXGBE_FDIRCMD_RX_QUEUE_SHIFT 16
1901#define IXGBE_FDIRCMD_VT_POOL_SHIFT 24
1902#define IXGBE_FDIR_INIT_DONE_POLL 10
1903#define IXGBE_FDIRCMD_CMD_POLL 10
1904
9a799d71
AK		 1905/* Transmit Descriptor - Advanced */
1906union ixgbe_adv_tx_desc {
1907 struct {
c44ade9e 1908 __le64 buffer_addr; /* Address of descriptor's data buf */
8327d000
AV		 1909 __le32 cmd_type_len;
1910 __le32 olinfo_status;
9a799d71
AK		 1911 } read;
1912 struct {
8327d000
AV		 1913 __le64 rsvd; /* Reserved */
1914 __le32 nxtseq_seed;
1915 __le32 status;
9a799d71
AK		 1916 } wb;
1917};
1918
9a799d71
AK		 1919/* Receive Descriptor - Advanced */
1920union ixgbe_adv_rx_desc {
1921 struct {
8327d000
AV		 1922 __le64 pkt_addr; /* Packet buffer address */
1923 __le64 hdr_addr; /* Header buffer address */
9a799d71
AK		 1924 } read;
1925 struct {
1926 struct {
7c6e0a43
JB		 1927 union {
1928 __le32 data;
1929 struct {
c44ade9e
JB		 1930 __le16 pkt_info; /* RSS, Pkt type */
1931 __le16 hdr_info; /* Splithdr, hdrlen */
7c6e0a43 1932 } hs_rss;
9a799d71
AK		 1933 } lo_dword;
1934 union {
8327d000 1935 __le32 rss; /* RSS Hash */
9a799d71 1936 struct {
8327d000 1937 __le16 ip_id; /* IP id */
9da09bb1 1938 __le16 csum; /* Packet Checksum */
9a799d71
AK		 1939 } csum_ip;
1940 } hi_dword;
1941 } lower;
1942 struct {
8327d000
AV		 1943 __le32 status_error; /* ext status/error */
1944 __le16 length; /* Packet length */
1945 __le16 vlan; /* VLAN tag */
9a799d71
AK		 1946 } upper;
1947 } wb; /* writeback */
1948};
1949
1950/* Context descriptors */
1951struct ixgbe_adv_tx_context_desc {
8327d000
AV		 1952 __le32 vlan_macip_lens;
1953 __le32 seqnum_seed;
1954 __le32 type_tucmd_mlhl;
1955 __le32 mss_l4len_idx;
9a799d71
AK		 1956};
1957
1958/* Adv Transmit Descriptor Config Masks */
c44ade9e 1959#define IXGBE_ADVTXD_DTALEN_MASK 0x0000FFFF /* Data buf length(bytes) */
11afc1b1
PW		 1960#define IXGBE_ADVTXD_MAC_LINKSEC 0x00040000 /* Insert LinkSec */
1961#define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK 0x000003FF /* IPSec SA index */
1962#define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK 0x000001FF /* IPSec ESP length */
9a799d71
AK		 1963#define IXGBE_ADVTXD_DTYP_MASK 0x00F00000 /* DTYP mask */
1964#define IXGBE_ADVTXD_DTYP_CTXT 0x00200000 /* Advanced Context Desc */
1965#define IXGBE_ADVTXD_DTYP_DATA 0x00300000 /* Advanced Data Descriptor */
1966#define IXGBE_ADVTXD_DCMD_EOP IXGBE_TXD_CMD_EOP /* End of Packet */
1967#define IXGBE_ADVTXD_DCMD_IFCS IXGBE_TXD_CMD_IFCS /* Insert FCS */
9a799d71 1968#define IXGBE_ADVTXD_DCMD_RS IXGBE_TXD_CMD_RS /* Report Status */
c44ade9e 1969#define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI 0x10000000 /* DDP hdr type or iSCSI */
9a799d71
AK		 1970#define IXGBE_ADVTXD_DCMD_DEXT IXGBE_TXD_CMD_DEXT /* Desc ext (1=Adv) */
1971#define IXGBE_ADVTXD_DCMD_VLE IXGBE_TXD_CMD_VLE /* VLAN pkt enable */
1972#define IXGBE_ADVTXD_DCMD_TSE 0x80000000 /* TCP Seg enable */
1973#define IXGBE_ADVTXD_STAT_DD IXGBE_TXD_STAT_DD /* Descriptor Done */
c44ade9e 1974#define IXGBE_ADVTXD_STAT_SN_CRC 0x00000002 /* NXTSEQ/SEED pres in WB */
9a799d71
AK		 1975#define IXGBE_ADVTXD_STAT_RSV 0x0000000C /* STA Reserved */
1976#define IXGBE_ADVTXD_IDX_SHIFT 4 /* Adv desc Index shift */
c44ade9e 1977#define IXGBE_ADVTXD_CC 0x00000080 /* Check Context */
9a799d71
AK		 1978#define IXGBE_ADVTXD_POPTS_SHIFT 8 /* Adv desc POPTS shift */
1979#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM << \
c44ade9e 1980 IXGBE_ADVTXD_POPTS_SHIFT)
9a799d71 1981#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM << \
c44ade9e
JB		 1982 IXGBE_ADVTXD_POPTS_SHIFT)
1983#define IXGBE_ADVTXD_POPTS_ISCO_1ST 0x00000000 /* 1st TSO of iSCSI PDU */
1984#define IXGBE_ADVTXD_POPTS_ISCO_MDL 0x00000800 /* Middle TSO of iSCSI PDU */
1985#define IXGBE_ADVTXD_POPTS_ISCO_LAST 0x00001000 /* Last TSO of iSCSI PDU */
1986#define IXGBE_ADVTXD_POPTS_ISCO_FULL 0x00001800 /* 1st&Last TSO-full iSCSI PDU */
1987#define IXGBE_ADVTXD_POPTS_RSV 0x00002000 /* POPTS Reserved */
1988#define IXGBE_ADVTXD_PAYLEN_SHIFT 14 /* Adv desc PAYLEN shift */
1989#define IXGBE_ADVTXD_MACLEN_SHIFT 9 /* Adv ctxt desc mac len shift */
1990#define IXGBE_ADVTXD_VLAN_SHIFT 16 /* Adv ctxt vlan tag shift */
1991#define IXGBE_ADVTXD_TUCMD_IPV4 0x00000400 /* IP Packet Type: 1=IPv4 */
1992#define IXGBE_ADVTXD_TUCMD_IPV6 0x00000000 /* IP Packet Type: 0=IPv6 */
1993#define IXGBE_ADVTXD_TUCMD_L4T_UDP 0x00000000 /* L4 Packet TYPE of UDP */
1994#define IXGBE_ADVTXD_TUCMD_L4T_TCP 0x00000800 /* L4 Packet TYPE of TCP */
1995#define IXGBE_ADVTXD_TUCMD_L4T_SCTP 0x00001000 /* L4 Packet TYPE of SCTP */
1996#define IXGBE_ADVTXD_TUCMD_MKRREQ 0x00002000 /*Req requires Markers and CRC*/
11afc1b1
PW		 1997#define IXGBE_ADVTXD_POPTS_IPSEC 0x00000400 /* IPSec offload request */
1998#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 0x00002000 /* IPSec Type ESP */
1999#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 0x00004000/* ESP Encrypt Enable */
bff66176
YZ		 2000#define IXGBE_ADVTXT_TUCMD_FCOE 0x00008000 /* FCoE Frame Type */
2001#define IXGBE_ADVTXD_FCOEF_EOF_MASK (0x3 << 10) /* FC EOF index */
2002#define IXGBE_ADVTXD_FCOEF_SOF ((1 << 2) << 10) /* FC SOF index */
2003#define IXGBE_ADVTXD_FCOEF_PARINC ((1 << 3) << 10) /* Rel_Off in F_CTL */
2004#define IXGBE_ADVTXD_FCOEF_ORIE ((1 << 4) << 10) /* Orientation: End */
2005#define IXGBE_ADVTXD_FCOEF_ORIS ((1 << 5) << 10) /* Orientation: Start */
2006#define IXGBE_ADVTXD_FCOEF_EOF_N (0x0 << 10) /* 00: EOFn */
2007#define IXGBE_ADVTXD_FCOEF_EOF_T (0x1 << 10) /* 01: EOFt */
2008#define IXGBE_ADVTXD_FCOEF_EOF_NI (0x2 << 10) /* 10: EOFni */
2009#define IXGBE_ADVTXD_FCOEF_EOF_A (0x3 << 10) /* 11: EOFa */
c44ade9e
JB		 2010#define IXGBE_ADVTXD_L4LEN_SHIFT 8 /* Adv ctxt L4LEN shift */
2011#define IXGBE_ADVTXD_MSS_SHIFT 16 /* Adv ctxt MSS shift */
2012
2013/* Autonegotiation advertised speeds */
2014typedef u32 ixgbe_autoneg_advertised;
9a799d71 2015/* Link speed */
c44ade9e 2016typedef u32 ixgbe_link_speed;
9a799d71
AK		 2017#define IXGBE_LINK_SPEED_UNKNOWN 0
2018#define IXGBE_LINK_SPEED_100_FULL 0x0008
2019#define IXGBE_LINK_SPEED_1GB_FULL 0x0020
2020#define IXGBE_LINK_SPEED_10GB_FULL 0x0080
c44ade9e
JB		 2021#define IXGBE_LINK_SPEED_82598_AUTONEG (IXGBE_LINK_SPEED_1GB_FULL | \
2022 IXGBE_LINK_SPEED_10GB_FULL)
11afc1b1
PW		 2023#define IXGBE_LINK_SPEED_82599_AUTONEG (IXGBE_LINK_SPEED_100_FULL | \
2024 IXGBE_LINK_SPEED_1GB_FULL | \
2025 IXGBE_LINK_SPEED_10GB_FULL)
2026
2027#define IXGBE_PCIE_DEV_CTRL_2 0xC8
2028#define PCIE_COMPL_TO_VALUE 0x05
c44ade9e
JB		 2029
2030/* Physical layer type */
2031typedef u32 ixgbe_physical_layer;
2032#define IXGBE_PHYSICAL_LAYER_UNKNOWN 0
2033#define IXGBE_PHYSICAL_LAYER_10GBASE_T 0x0001
2034#define IXGBE_PHYSICAL_LAYER_1000BASE_T 0x0002
04193058 2035#define IXGBE_PHYSICAL_LAYER_100BASE_TX 0x0004
c44ade9e
JB		 2036#define IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU 0x0008
2037#define IXGBE_PHYSICAL_LAYER_10GBASE_LR 0x0010
2038#define IXGBE_PHYSICAL_LAYER_10GBASE_LRM 0x0020
2039#define IXGBE_PHYSICAL_LAYER_10GBASE_SR 0x0040
2040#define IXGBE_PHYSICAL_LAYER_10GBASE_KX4 0x0080
2041#define IXGBE_PHYSICAL_LAYER_10GBASE_CX4 0x0100
2042#define IXGBE_PHYSICAL_LAYER_1000BASE_KX 0x0200
2043#define IXGBE_PHYSICAL_LAYER_1000BASE_BX 0x0400
04193058 2044#define IXGBE_PHYSICAL_LAYER_10GBASE_KR 0x0800
1fcf03e6 2045#define IXGBE_PHYSICAL_LAYER_10GBASE_XAUI 0x1000
9a799d71 2046
bfde493e
PWJ		 2047/* Software ATR hash keys */
2048#define IXGBE_ATR_BUCKET_HASH_KEY 0xE214AD3D
2049#define IXGBE_ATR_SIGNATURE_HASH_KEY 0x14364D17
2050
2051/* Software ATR input stream offsets and masks */
2052#define IXGBE_ATR_VLAN_OFFSET 0
2053#define IXGBE_ATR_SRC_IPV6_OFFSET 2
2054#define IXGBE_ATR_SRC_IPV4_OFFSET 14
2055#define IXGBE_ATR_DST_IPV6_OFFSET 18
2056#define IXGBE_ATR_DST_IPV4_OFFSET 30
2057#define IXGBE_ATR_SRC_PORT_OFFSET 34
2058#define IXGBE_ATR_DST_PORT_OFFSET 36
2059#define IXGBE_ATR_FLEX_BYTE_OFFSET 38
2060#define IXGBE_ATR_VM_POOL_OFFSET 40
2061#define IXGBE_ATR_L4TYPE_OFFSET 41
2062
2063#define IXGBE_ATR_L4TYPE_MASK 0x3
2064#define IXGBE_ATR_L4TYPE_IPV6_MASK 0x4
2065#define IXGBE_ATR_L4TYPE_UDP 0x1
2066#define IXGBE_ATR_L4TYPE_TCP 0x2
2067#define IXGBE_ATR_L4TYPE_SCTP 0x3
2068#define IXGBE_ATR_HASH_MASK 0x7fff
2069
2070/* Flow Director ATR input struct. */
2071struct ixgbe_atr_input {
2072 /* Byte layout in order, all values with MSB first:
2073 *
2074 * vlan_id - 2 bytes
2075 * src_ip - 16 bytes
2076 * dst_ip - 16 bytes
2077 * src_port - 2 bytes
2078 * dst_port - 2 bytes
2079 * flex_bytes - 2 bytes
2080 * vm_pool - 1 byte
2081 * l4type - 1 byte
2082 */
2083 u8 byte_stream[42];
2084};
2085
9a799d71
AK		 2086enum ixgbe_eeprom_type {
2087 ixgbe_eeprom_uninitialized = 0,
2088 ixgbe_eeprom_spi,
2089 ixgbe_eeprom_none /* No NVM support */
2090};
2091
2092enum ixgbe_mac_type {
2093 ixgbe_mac_unknown = 0,
2094 ixgbe_mac_82598EB,
11afc1b1 2095 ixgbe_mac_82599EB,
9a799d71
AK		 2096 ixgbe_num_macs
2097};
2098
2099enum ixgbe_phy_type {
2100 ixgbe_phy_unknown = 0,
0befdb3e 2101 ixgbe_phy_tn,
11afc1b1 2102 ixgbe_phy_cu_unknown,
9a799d71 2103 ixgbe_phy_qt,
c44ade9e 2104 ixgbe_phy_xaui,
c4900be0 2105 ixgbe_phy_nl,
c44ade9e
JB		 2106 ixgbe_phy_tw_tyco,
2107 ixgbe_phy_tw_unknown,
2108 ixgbe_phy_sfp_avago,
2109 ixgbe_phy_sfp_ftl,
2110 ixgbe_phy_sfp_unknown,
11afc1b1 2111 ixgbe_phy_sfp_intel,
fa466e91 2112 ixgbe_phy_sfp_unsupported,
c44ade9e
JB		 2113 ixgbe_phy_generic
2114};
2115
2116/*
2117 * SFP+ module type IDs:
2118 *
11afc1b1 2119 * ID Module Type
c44ade9e 2120 * =============
11afc1b1
PW		 2121 * 0 SFP_DA_CU
2122 * 1 SFP_SR
2123 * 2 SFP_LR
2124 * 3 SFP_DA_CU_CORE0 - 82599-specific
2125 * 4 SFP_DA_CU_CORE1 - 82599-specific
2126 * 5 SFP_SR/LR_CORE0 - 82599-specific
2127 * 6 SFP_SR/LR_CORE1 - 82599-specific
c44ade9e
JB		 2128 */
2129enum ixgbe_sfp_type {
2130 ixgbe_sfp_type_da_cu = 0,
2131 ixgbe_sfp_type_sr = 1,
2132 ixgbe_sfp_type_lr = 2,
11afc1b1
PW		 2133 ixgbe_sfp_type_da_cu_core0 = 3,
2134 ixgbe_sfp_type_da_cu_core1 = 4,
2135 ixgbe_sfp_type_srlr_core0 = 5,
2136 ixgbe_sfp_type_srlr_core1 = 6,
c4900be0 2137 ixgbe_sfp_type_not_present = 0xFFFE,
c44ade9e 2138 ixgbe_sfp_type_unknown = 0xFFFF
9a799d71
AK		 2139};
2140
2141enum ixgbe_media_type {
2142 ixgbe_media_type_unknown = 0,
2143 ixgbe_media_type_fiber,
2144 ixgbe_media_type_copper,
c44ade9e
JB		 2145 ixgbe_media_type_backplane,
2146 ixgbe_media_type_virtual
9a799d71
AK		 2147};
2148
2149/* Flow Control Settings */
0ecc061d 2150enum ixgbe_fc_mode {
9a799d71
AK		 2151 ixgbe_fc_none = 0,
2152 ixgbe_fc_rx_pause,
2153 ixgbe_fc_tx_pause,
2154 ixgbe_fc_full,
bb3daa4a
PW		 2155#ifdef CONFIG_DCB
2156 ixgbe_fc_pfc,
2157#endif
9a799d71
AK		 2158 ixgbe_fc_default
2159};
2160
11afc1b1
PW		 2161/* PCI bus types */
2162enum ixgbe_bus_type {
2163 ixgbe_bus_type_unknown = 0,
2164 ixgbe_bus_type_pci,
2165 ixgbe_bus_type_pcix,
2166 ixgbe_bus_type_pci_express,
2167 ixgbe_bus_type_reserved
2168};
2169
2170/* PCI bus speeds */
2171enum ixgbe_bus_speed {
2172 ixgbe_bus_speed_unknown = 0,
2173 ixgbe_bus_speed_33,
2174 ixgbe_bus_speed_66,
2175 ixgbe_bus_speed_100,
2176 ixgbe_bus_speed_120,
2177 ixgbe_bus_speed_133,
2178 ixgbe_bus_speed_2500,
2179 ixgbe_bus_speed_5000,
2180 ixgbe_bus_speed_reserved
2181};
2182
2183/* PCI bus widths */
2184enum ixgbe_bus_width {
2185 ixgbe_bus_width_unknown = 0,
2186 ixgbe_bus_width_pcie_x1,
2187 ixgbe_bus_width_pcie_x2,
2188 ixgbe_bus_width_pcie_x4 = 4,
2189 ixgbe_bus_width_pcie_x8 = 8,
2190 ixgbe_bus_width_32,
2191 ixgbe_bus_width_64,
2192 ixgbe_bus_width_reserved
2193};
2194
9a799d71
AK		 2195struct ixgbe_addr_filter_info {
2196 u32 num_mc_addrs;
2197 u32 rar_used_count;
2198 u32 mc_addr_in_rar_count;
2199 u32 mta_in_use;
2c5645cf
CL		 2200 u32 overflow_promisc;
2201 bool user_set_promisc;
9a799d71
AK		 2202};
2203
11afc1b1
PW		 2204/* Bus parameters */
2205struct ixgbe_bus_info {
2206 enum ixgbe_bus_speed speed;
2207 enum ixgbe_bus_width width;
2208 enum ixgbe_bus_type type;
2209
2210 u16 func;
2211 u16 lan_id;
2212};
2213
9a799d71
AK		 2214/* Flow control parameters */
2215struct ixgbe_fc_info {
2216 u32 high_water; /* Flow Control High-water */
2217 u32 low_water; /* Flow Control Low-water */
2218 u16 pause_time; /* Flow Control Pause timer */
2219 bool send_xon; /* Flow control send XON */
2220 bool strict_ieee; /* Strict IEEE mode */
620fa036
MC		 2221 bool disable_fc_autoneg; /* Do not autonegotiate FC */
2222 bool fc_was_autonegged; /* Is current_mode the result of autonegging? */
0ecc061d
PWJ		 2223 enum ixgbe_fc_mode current_mode; /* FC mode in effect */
2224 enum ixgbe_fc_mode requested_mode; /* FC mode requested by caller */
9a799d71
AK		 2225};
2226
2227/* Statistics counters collected by the MAC */
2228struct ixgbe_hw_stats {
2229 u64 crcerrs;
2230 u64 illerrc;
2231 u64 errbc;
2232 u64 mspdc;
2233 u64 mpctotal;
2234 u64 mpc[8];
2235 u64 mlfc;
2236 u64 mrfc;
2237 u64 rlec;
2238 u64 lxontxc;
2239 u64 lxonrxc;
2240 u64 lxofftxc;
2241 u64 lxoffrxc;
2242 u64 pxontxc[8];
2243 u64 pxonrxc[8];
2244 u64 pxofftxc[8];
2245 u64 pxoffrxc[8];
2246 u64 prc64;
2247 u64 prc127;
2248 u64 prc255;
2249 u64 prc511;
2250 u64 prc1023;
2251 u64 prc1522;
2252 u64 gprc;
2253 u64 bprc;
2254 u64 mprc;
2255 u64 gptc;
2256 u64 gorc;
2257 u64 gotc;
2258 u64 rnbc[8];
2259 u64 ruc;
2260 u64 rfc;
2261 u64 roc;
2262 u64 rjc;
2263 u64 mngprc;
2264 u64 mngpdc;
2265 u64 mngptc;
2266 u64 tor;
2267 u64 tpr;
2268 u64 tpt;
2269 u64 ptc64;
2270 u64 ptc127;
2271 u64 ptc255;
2272 u64 ptc511;
2273 u64 ptc1023;
2274 u64 ptc1522;
2275 u64 mptc;
2276 u64 bptc;
2277 u64 xec;
2278 u64 rqsmr[16];
2279 u64 tqsmr[8];
2280 u64 qprc[16];
2281 u64 qptc[16];
2282 u64 qbrc[16];
2283 u64 qbtc[16];
11afc1b1
PW		 2284 u64 qprdc[16];
2285 u64 pxon2offc[8];
2286 u64 fdirustat_add;
2287 u64 fdirustat_remove;
2288 u64 fdirfstat_fadd;
2289 u64 fdirfstat_fremove;
2290 u64 fdirmatch;
2291 u64 fdirmiss;
6d45522c
YZ		 2292 u64 fccrc;
2293 u64 fcoerpdc;
2294 u64 fcoeprc;
2295 u64 fcoeptc;
2296 u64 fcoedwrc;
2297 u64 fcoedwtc;
9a799d71
AK		 2298};
2299
2300/* forward declaration */
2301struct ixgbe_hw;
2302
2c5645cf
CL		 2303/* iterator type for walking multicast address lists */
2304typedef u8* (*ixgbe_mc_addr_itr) (struct ixgbe_hw *hw, u8 **mc_addr_ptr,
2305 u32 *vmdq);
2306
c44ade9e
JB		 2307/* Function pointer table */
2308struct ixgbe_eeprom_operations {
2309 s32 (*init_params)(struct ixgbe_hw *);
2310 s32 (*read)(struct ixgbe_hw *, u16, u16 *);
2311 s32 (*write)(struct ixgbe_hw *, u16, u16);
2312 s32 (*validate_checksum)(struct ixgbe_hw *, u16 *);
2313 s32 (*update_checksum)(struct ixgbe_hw *);
2314};
2315
9a799d71 2316struct ixgbe_mac_operations {
c44ade9e
JB		 2317 s32 (*init_hw)(struct ixgbe_hw *);
2318 s32 (*reset_hw)(struct ixgbe_hw *);
2319 s32 (*start_hw)(struct ixgbe_hw *);
2320 s32 (*clear_hw_cntrs)(struct ixgbe_hw *);
9a799d71 2321 enum ixgbe_media_type (*get_media_type)(struct ixgbe_hw *);
11afc1b1 2322 u32 (*get_supported_physical_layer)(struct ixgbe_hw *);
c44ade9e 2323 s32 (*get_mac_addr)(struct ixgbe_hw *, u8 *);
0365e6e4 2324 s32 (*get_san_mac_addr)(struct ixgbe_hw *, u8 *);
04193058 2325 s32 (*get_device_caps)(struct ixgbe_hw *, u16 *);
c44ade9e
JB		 2326 s32 (*stop_adapter)(struct ixgbe_hw *);
2327 s32 (*get_bus_info)(struct ixgbe_hw *);
11afc1b1 2328 void (*set_lan_id)(struct ixgbe_hw *);
c44ade9e
JB		 2329 s32 (*read_analog_reg8)(struct ixgbe_hw*, u32, u8*);
2330 s32 (*write_analog_reg8)(struct ixgbe_hw*, u32, u8);
11afc1b1
PW		 2331 s32 (*setup_sfp)(struct ixgbe_hw *);
2332 s32 (*enable_rx_dma)(struct ixgbe_hw *, u32);
c44ade9e
JB		 2333
2334 /* Link */
3957d63d 2335 s32 (*setup_link)(struct ixgbe_hw *);
c44ade9e
JB		 2336 s32 (*setup_link_speed)(struct ixgbe_hw *, ixgbe_link_speed, bool,
2337 bool);
2338 s32 (*check_link)(struct ixgbe_hw *, ixgbe_link_speed *, bool *, bool);
2339 s32 (*get_link_capabilities)(struct ixgbe_hw *, ixgbe_link_speed *,
2340 bool *);
2341
2342 /* LED */
2343 s32 (*led_on)(struct ixgbe_hw *, u32);
2344 s32 (*led_off)(struct ixgbe_hw *, u32);
2345 s32 (*blink_led_start)(struct ixgbe_hw *, u32);
2346 s32 (*blink_led_stop)(struct ixgbe_hw *, u32);
2347
2348 /* RAR, Multicast, VLAN */
2349 s32 (*set_rar)(struct ixgbe_hw *, u32, u8 *, u32, u32);
2350 s32 (*clear_rar)(struct ixgbe_hw *, u32);
2351 s32 (*set_vmdq)(struct ixgbe_hw *, u32, u32);
2352 s32 (*clear_vmdq)(struct ixgbe_hw *, u32, u32);
2353 s32 (*init_rx_addrs)(struct ixgbe_hw *);
ccffad25 2354 s32 (*update_uc_addr_list)(struct ixgbe_hw *, struct list_head *);
c44ade9e
JB		 2355 s32 (*update_mc_addr_list)(struct ixgbe_hw *, u8 *, u32,
2356 ixgbe_mc_addr_itr);
2357 s32 (*enable_mc)(struct ixgbe_hw *);
2358 s32 (*disable_mc)(struct ixgbe_hw *);
2359 s32 (*clear_vfta)(struct ixgbe_hw *);
2360 s32 (*set_vfta)(struct ixgbe_hw *, u32, u32, bool);
2361 s32 (*init_uta_tables)(struct ixgbe_hw *);
2362
2363 /* Flow Control */
620fa036 2364 s32 (*fc_enable)(struct ixgbe_hw *, s32);
9a799d71
AK		 2365};
2366
2367struct ixgbe_phy_operations {
c44ade9e
JB		 2368 s32 (*identify)(struct ixgbe_hw *);
2369 s32 (*identify_sfp)(struct ixgbe_hw *);
04f165ef 2370 s32 (*init)(struct ixgbe_hw *);
c44ade9e
JB		 2371 s32 (*reset)(struct ixgbe_hw *);
2372 s32 (*read_reg)(struct ixgbe_hw *, u32, u32, u16 *);
2373 s32 (*write_reg)(struct ixgbe_hw *, u32, u32, u16);
3957d63d 2374 s32 (*setup_link)(struct ixgbe_hw *);
c44ade9e
JB		 2375 s32 (*setup_link_speed)(struct ixgbe_hw *, ixgbe_link_speed, bool,
2376 bool);
0befdb3e
JB		 2377 s32 (*check_link)(struct ixgbe_hw *, ixgbe_link_speed *, bool *);
2378 s32 (*get_firmware_version)(struct ixgbe_hw *, u16 *);
c44ade9e
JB		 2379 s32 (*read_i2c_byte)(struct ixgbe_hw *, u8, u8, u8 *);
2380 s32 (*write_i2c_byte)(struct ixgbe_hw *, u8, u8, u8);
2381 s32 (*read_i2c_eeprom)(struct ixgbe_hw *, u8 , u8 *);
2382 s32 (*write_i2c_eeprom)(struct ixgbe_hw *, u8, u8);
9a799d71
AK		 2383};
2384
9a799d71 2385struct ixgbe_eeprom_info {
c44ade9e
JB		 2386 struct ixgbe_eeprom_operations ops;
2387 enum ixgbe_eeprom_type type;
11afc1b1 2388 u32 semaphore_delay;
c44ade9e
JB		 2389 u16 word_size;
2390 u16 address_bits;
9a799d71
AK		 2391};
2392
c44ade9e
JB		 2393struct ixgbe_mac_info {
2394 struct ixgbe_mac_operations ops;
2395 enum ixgbe_mac_type type;
2396 u8 addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
2397 u8 perm_addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
0365e6e4 2398 u8 san_addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
c44ade9e
JB		 2399 s32 mc_filter_type;
2400 u32 mcft_size;
2401 u32 vft_size;
2402 u32 num_rar_entries;
2403 u32 max_tx_queues;
2404 u32 max_rx_queues;
eb7f139c 2405 u32 max_msix_vectors;
3201d313
PWJ		 2406 u32 orig_autoc;
2407 u32 orig_autoc2;
2408 bool orig_link_settings_stored;
c44ade9e 2409 bool autoneg;
3201d313 2410 bool autoneg_succeeded;
50ac58ba 2411 bool autotry_restart;
9a799d71
AK		 2412};
2413
c44ade9e
JB		 2414struct ixgbe_phy_info {
2415 struct ixgbe_phy_operations ops;
6b73e10d 2416 struct mdio_if_info mdio;
c44ade9e 2417 enum ixgbe_phy_type type;
c44ade9e
JB		 2418 u32 id;
2419 enum ixgbe_sfp_type sfp_type;
553b4497 2420 bool sfp_setup_needed;
c44ade9e
JB		 2421 u32 revision;
2422 enum ixgbe_media_type media_type;
2423 bool reset_disable;
2424 ixgbe_autoneg_advertised autoneg_advertised;
2425 bool autoneg_wait_to_complete;
0ecc061d 2426 bool multispeed_fiber;
9a799d71
AK		 2427};
2428
2429struct ixgbe_hw {
2430 u8 __iomem *hw_addr;
2431 void *back;
2432 struct ixgbe_mac_info mac;
2433 struct ixgbe_addr_filter_info addr_ctrl;
2434 struct ixgbe_fc_info fc;
2435 struct ixgbe_phy_info phy;
2436 struct ixgbe_eeprom_info eeprom;
11afc1b1 2437 struct ixgbe_bus_info bus;
9a799d71
AK		 2438 u16 device_id;
2439 u16 vendor_id;
2440 u16 subsystem_device_id;
2441 u16 subsystem_vendor_id;
2442 u8 revision_id;
2443 bool adapter_stopped;
2444};
2445
c44ade9e
JB		 2446struct ixgbe_info {
2447 enum ixgbe_mac_type mac;
2448 s32 (*get_invariants)(struct ixgbe_hw *);
2449 struct ixgbe_mac_operations *mac_ops;
2450 struct ixgbe_eeprom_operations *eeprom_ops;
2451 struct ixgbe_phy_operations *phy_ops;
2452};
2453
2454
9a799d71
AK		 2455/* Error Codes */
2456#define IXGBE_ERR_EEPROM -1
2457#define IXGBE_ERR_EEPROM_CHECKSUM -2
2458#define IXGBE_ERR_PHY -3
2459#define IXGBE_ERR_CONFIG -4
2460#define IXGBE_ERR_PARAM -5
2461#define IXGBE_ERR_MAC_TYPE -6
2462#define IXGBE_ERR_UNKNOWN_PHY -7
2463#define IXGBE_ERR_LINK_SETUP -8
2464#define IXGBE_ERR_ADAPTER_STOPPED -9
2465#define IXGBE_ERR_INVALID_MAC_ADDR -10
2466#define IXGBE_ERR_DEVICE_NOT_SUPPORTED -11
2467#define IXGBE_ERR_MASTER_REQUESTS_PENDING -12
2468#define IXGBE_ERR_INVALID_LINK_SETTINGS -13
2469#define IXGBE_ERR_AUTONEG_NOT_COMPLETE -14
2470#define IXGBE_ERR_RESET_FAILED -15
2471#define IXGBE_ERR_SWFW_SYNC -16
2472#define IXGBE_ERR_PHY_ADDR_INVALID -17
c44ade9e
JB		 2473#define IXGBE_ERR_I2C -18
2474#define IXGBE_ERR_SFP_NOT_SUPPORTED -19
c4900be0 2475#define IXGBE_ERR_SFP_NOT_PRESENT -20
11afc1b1 2476#define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT -21
bfde493e 2477#define IXGBE_ERR_FDIR_REINIT_FAILED -23
794caeb2 2478#define IXGBE_ERR_EEPROM_VERSION -24
9a799d71
AK		 2479#define IXGBE_NOT_IMPLEMENTED 0x7FFFFFFF
2480
2481#endif /* _IXGBE_TYPE_H_ */
kernel source for telekom puls (alcatel/mediatek)