projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drivers/net/ixgbe/ixgbe_main.c: Use pr_<level>
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
8c47eaa7 4 Copyright(c) 1999 - 2010 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/types.h>
29#include <linux/module.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/vmalloc.h>
33#include <linux/string.h>
34#include <linux/in.h>
35#include <linux/ip.h>
36#include <linux/tcp.h>
60127865 37#include <linux/pkt_sched.h>
9a799d71 38#include <linux/ipv6.h>
5a0e3ad6 39#include <linux/slab.h>
9a799d71
AK		 40#include <net/checksum.h>
41#include <net/ip6_checksum.h>
42#include <linux/ethtool.h>
43#include <linux/if_vlan.h>
eacd73f7 44#include <scsi/fc/fc_fcoe.h>
9a799d71
AK		 45
46#include "ixgbe.h"
47#include "ixgbe_common.h"
ee5f784a 48#include "ixgbe_dcb_82599.h"
1cdd1ec8 49#include "ixgbe_sriov.h"
9a799d71
AK		 50
51char ixgbe_driver_name[] = "ixgbe";
9c8eb720 52static const char ixgbe_driver_string[] =
e8e9f696 53 "Intel(R) 10 Gigabit PCI Express Network Driver";
9a799d71 54
99faf68e 55#define DRV_VERSION "2.0.84-k2"
9c8eb720 56const char ixgbe_driver_version[] = DRV_VERSION;
8c47eaa7 57static char ixgbe_copyright[] = "Copyright (c) 1999-2010 Intel Corporation.";
9a799d71
AK		 58
59static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 60 [board_82598] = &ixgbe_82598_info,
e8e26350 61 [board_82599] = &ixgbe_82599_info,
9a799d71
AK		 62};
63
64/* ixgbe_pci_tbl - PCI Device ID Table
65 *
66 * Wildcard entries (PCI_ANY_ID) should come last
67 * Last entry must be all 0s
68 *
69 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
70 * Class, Class Mask, private data (not used) }
71 */
a3aa1884 72static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = {
1e336d0f
DS		 73 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598),
74 board_82598 },
9a799d71 75 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT),
3957d63d 76 board_82598 },
9a799d71 77 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT),
3957d63d 78 board_82598 },
0befdb3e
JB		 79 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT),
80 board_82598 },
3845bec0
PWJ		 81 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2),
82 board_82598 },
9a799d71 83 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4),
3957d63d 84 board_82598 },
8d792cd9
JB		 85 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT),
86 board_82598 },
c4900be0
DS		 87 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT),
88 board_82598 },
89 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM),
90 board_82598 },
b95f5fcb
JB		 91 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR),
92 board_82598 },
c4900be0
DS		 93 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM),
94 board_82598 },
2f21bdd3
DS		 95 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX),
96 board_82598 },
e8e26350
PW		 97 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4),
98 board_82599 },
1fcf03e6
PWJ		 99 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM),
100 board_82599 },
74757d49
DS		 101 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR),
102 board_82599 },
e8e26350
PW		 103 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP),
104 board_82599 },
38ad1c8e
DS		 105 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM),
106 board_82599 },
dbfec662
DS		 107 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ),
108 board_82599 },
8911184f
PWJ		 109 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4),
110 board_82599 },
119fc60a
MC		 111 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM),
112 board_82599 },
312eb931
DS		 113 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE),
114 board_82599 },
9a799d71
AK		 115
116 /* required last entry */
117 {0, }
118};
119MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
120
5dd2d332 121#ifdef CONFIG_IXGBE_DCA
bd0362dd 122static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
e8e9f696 123 void *p);
bd0362dd
JC		 124static struct notifier_block dca_notifier = {
125 .notifier_call = ixgbe_notify_dca,
126 .next = NULL,
127 .priority = 0
128};
129#endif
130
1cdd1ec8
GR		 131#ifdef CONFIG_PCI_IOV
132static unsigned int max_vfs;
133module_param(max_vfs, uint, 0);
e8e9f696
JP		 134MODULE_PARM_DESC(max_vfs,
135 "Maximum number of virtual functions to allocate per physical function");
1cdd1ec8
GR		 136#endif /* CONFIG_PCI_IOV */
137
9a799d71
AK		 138MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
139MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
140MODULE_LICENSE("GPL");
141MODULE_VERSION(DRV_VERSION);
142
143#define DEFAULT_DEBUG_LEVEL_SHIFT 3
144
1cdd1ec8
GR		 145static inline void ixgbe_disable_sriov(struct ixgbe_adapter *adapter)
146{
147 struct ixgbe_hw *hw = &adapter->hw;
148 u32 gcr;
149 u32 gpie;
150 u32 vmdctl;
151
152#ifdef CONFIG_PCI_IOV
153 /* disable iov and allow time for transactions to clear */
154 pci_disable_sriov(adapter->pdev);
155#endif
156
157 /* turn off device IOV mode */
158 gcr = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
159 gcr &= ~(IXGBE_GCR_EXT_SRIOV);
160 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr);
161 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
162 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
163 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
164
165 /* set default pool back to 0 */
166 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
167 vmdctl &= ~IXGBE_VT_CTL_POOL_MASK;
168 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl);
169
170 /* take a breather then clean up driver data */
171 msleep(100);
e8e9f696
JP		 172
173 kfree(adapter->vfinfo);
1cdd1ec8
GR		 174 adapter->vfinfo = NULL;
175
176 adapter->num_vfs = 0;
177 adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED;
178}
179
dcd79aeb
TI		 180struct ixgbe_reg_info {
181 u32 ofs;
182 char *name;
183};
184
185static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = {
186
187 /* General Registers */
188 {IXGBE_CTRL, "CTRL"},
189 {IXGBE_STATUS, "STATUS"},
190 {IXGBE_CTRL_EXT, "CTRL_EXT"},
191
192 /* Interrupt Registers */
193 {IXGBE_EICR, "EICR"},
194
195 /* RX Registers */
196 {IXGBE_SRRCTL(0), "SRRCTL"},
197 {IXGBE_DCA_RXCTRL(0), "DRXCTL"},
198 {IXGBE_RDLEN(0), "RDLEN"},
199 {IXGBE_RDH(0), "RDH"},
200 {IXGBE_RDT(0), "RDT"},
201 {IXGBE_RXDCTL(0), "RXDCTL"},
202 {IXGBE_RDBAL(0), "RDBAL"},
203 {IXGBE_RDBAH(0), "RDBAH"},
204
205 /* TX Registers */
206 {IXGBE_TDBAL(0), "TDBAL"},
207 {IXGBE_TDBAH(0), "TDBAH"},
208 {IXGBE_TDLEN(0), "TDLEN"},
209 {IXGBE_TDH(0), "TDH"},
210 {IXGBE_TDT(0), "TDT"},
211 {IXGBE_TXDCTL(0), "TXDCTL"},
212
213 /* List Terminator */
214 {}
215};
216
217
218/*
219 * ixgbe_regdump - register printout routine
220 */
221static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo)
222{
223 int i = 0, j = 0;
224 char rname[16];
225 u32 regs[64];
226
227 switch (reginfo->ofs) {
228 case IXGBE_SRRCTL(0):
229 for (i = 0; i < 64; i++)
230 regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
231 break;
232 case IXGBE_DCA_RXCTRL(0):
233 for (i = 0; i < 64; i++)
234 regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
235 break;
236 case IXGBE_RDLEN(0):
237 for (i = 0; i < 64; i++)
238 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
239 break;
240 case IXGBE_RDH(0):
241 for (i = 0; i < 64; i++)
242 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
243 break;
244 case IXGBE_RDT(0):
245 for (i = 0; i < 64; i++)
246 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
247 break;
248 case IXGBE_RXDCTL(0):
249 for (i = 0; i < 64; i++)
250 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
251 break;
252 case IXGBE_RDBAL(0):
253 for (i = 0; i < 64; i++)
254 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
255 break;
256 case IXGBE_RDBAH(0):
257 for (i = 0; i < 64; i++)
258 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
259 break;
260 case IXGBE_TDBAL(0):
261 for (i = 0; i < 64; i++)
262 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
263 break;
264 case IXGBE_TDBAH(0):
265 for (i = 0; i < 64; i++)
266 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
267 break;
268 case IXGBE_TDLEN(0):
269 for (i = 0; i < 64; i++)
270 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
271 break;
272 case IXGBE_TDH(0):
273 for (i = 0; i < 64; i++)
274 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
275 break;
276 case IXGBE_TDT(0):
277 for (i = 0; i < 64; i++)
278 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
279 break;
280 case IXGBE_TXDCTL(0):
281 for (i = 0; i < 64; i++)
282 regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
283 break;
284 default:
c7689578 285 pr_info("%-15s %08x\n", reginfo->name,
dcd79aeb
TI		 286 IXGBE_READ_REG(hw, reginfo->ofs));
287 return;
288 }
289
290 for (i = 0; i < 8; i++) {
291 snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7);
c7689578 292 pr_err("%-15s", rname);
dcd79aeb 293 for (j = 0; j < 8; j++)
c7689578
JP		 294 pr_cont(" %08x", regs[i*8+j]);
295 pr_cont("\n");
dcd79aeb
TI		 296 }
297
298}
299
300/*
301 * ixgbe_dump - Print registers, tx-rings and rx-rings
302 */
303static void ixgbe_dump(struct ixgbe_adapter *adapter)
304{
305 struct net_device *netdev = adapter->netdev;
306 struct ixgbe_hw *hw = &adapter->hw;
307 struct ixgbe_reg_info *reginfo;
308 int n = 0;
309 struct ixgbe_ring *tx_ring;
310 struct ixgbe_tx_buffer *tx_buffer_info;
311 union ixgbe_adv_tx_desc *tx_desc;
312 struct my_u0 { u64 a; u64 b; } *u0;
313 struct ixgbe_ring *rx_ring;
314 union ixgbe_adv_rx_desc *rx_desc;
315 struct ixgbe_rx_buffer *rx_buffer_info;
316 u32 staterr;
317 int i = 0;
318
319 if (!netif_msg_hw(adapter))
320 return;
321
322 /* Print netdevice Info */
323 if (netdev) {
324 dev_info(&adapter->pdev->dev, "Net device Info\n");
c7689578 325 pr_info("Device Name state "
dcd79aeb 326 "trans_start last_rx\n");
c7689578
JP		 327 pr_info("%-15s %016lX %016lX %016lX\n",
328 netdev->name,
329 netdev->state,
330 netdev->trans_start,
331 netdev->last_rx);
dcd79aeb
TI		 332 }
333
334 /* Print Registers */
335 dev_info(&adapter->pdev->dev, "Register Dump\n");
c7689578 336 pr_info(" Register Name Value\n");
dcd79aeb
TI		 337 for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl;
338 reginfo->name; reginfo++) {
339 ixgbe_regdump(hw, reginfo);
340 }
341
342 /* Print TX Ring Summary */
343 if (!netdev || !netif_running(netdev))
344 goto exit;
345
346 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
c7689578 347 pr_info("Queue [NTU] [NTC] [bi(ntc)->dma ] leng ntw timestamp\n");
dcd79aeb
TI		 348 for (n = 0; n < adapter->num_tx_queues; n++) {
349 tx_ring = adapter->tx_ring[n];
350 tx_buffer_info =
351 &tx_ring->tx_buffer_info[tx_ring->next_to_clean];
c7689578 352 pr_info(" %5d %5X %5X %016llX %04X %3X %016llX\n",
dcd79aeb
TI		 353 n, tx_ring->next_to_use, tx_ring->next_to_clean,
354 (u64)tx_buffer_info->dma,
355 tx_buffer_info->length,
356 tx_buffer_info->next_to_watch,
357 (u64)tx_buffer_info->time_stamp);
358 }
359
360 /* Print TX Rings */
361 if (!netif_msg_tx_done(adapter))
362 goto rx_ring_summary;
363
364 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
365
366 /* Transmit Descriptor Formats
367 *
368 * Advanced Transmit Descriptor
369 * +--------------------------------------------------------------+
370 * 0 | Buffer Address [63:0] |
371 * +--------------------------------------------------------------+
372 * 8 | PAYLEN | PORTS | IDX | STA | DCMD |DTYP | RSV | DTALEN |
373 * +--------------------------------------------------------------+
374 * 63 46 45 40 39 36 35 32 31 24 23 20 19 0
375 */
376
377 for (n = 0; n < adapter->num_tx_queues; n++) {
378 tx_ring = adapter->tx_ring[n];
c7689578
JP		 379 pr_info("------------------------------------\n");
380 pr_info("TX QUEUE INDEX = %d\n", tx_ring->queue_index);
381 pr_info("------------------------------------\n");
382 pr_info("T [desc] [address 63:0 ] "
dcd79aeb
TI		 383 "[PlPOIdStDDt Ln] [bi->dma ] "
384 "leng ntw timestamp bi->skb\n");
385
386 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
31f05a2d 387 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
dcd79aeb
TI		 388 tx_buffer_info = &tx_ring->tx_buffer_info[i];
389 u0 = (struct my_u0 *)tx_desc;
c7689578 390 pr_info("T [0x%03X] %016llX %016llX %016llX"
dcd79aeb
TI		 391 " %04X %3X %016llX %p", i,
392 le64_to_cpu(u0->a),
393 le64_to_cpu(u0->b),
394 (u64)tx_buffer_info->dma,
395 tx_buffer_info->length,
396 tx_buffer_info->next_to_watch,
397 (u64)tx_buffer_info->time_stamp,
398 tx_buffer_info->skb);
399 if (i == tx_ring->next_to_use &&
400 i == tx_ring->next_to_clean)
c7689578 401 pr_cont(" NTC/U\n");
dcd79aeb 402 else if (i == tx_ring->next_to_use)
c7689578 403 pr_cont(" NTU\n");
dcd79aeb 404 else if (i == tx_ring->next_to_clean)
c7689578 405 pr_cont(" NTC\n");
dcd79aeb 406 else
c7689578 407 pr_cont("\n");
dcd79aeb
TI		 408
409 if (netif_msg_pktdata(adapter) &&
410 tx_buffer_info->dma != 0)
411 print_hex_dump(KERN_INFO, "",
412 DUMP_PREFIX_ADDRESS, 16, 1,
413 phys_to_virt(tx_buffer_info->dma),
414 tx_buffer_info->length, true);
415 }
416 }
417
418 /* Print RX Rings Summary */
419rx_ring_summary:
420 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
c7689578 421 pr_info("Queue [NTU] [NTC]\n");
dcd79aeb
TI		 422 for (n = 0; n < adapter->num_rx_queues; n++) {
423 rx_ring = adapter->rx_ring[n];
c7689578
JP		 424 pr_info("%5d %5X %5X\n",
425 n, rx_ring->next_to_use, rx_ring->next_to_clean);
dcd79aeb
TI		 426 }
427
428 /* Print RX Rings */
429 if (!netif_msg_rx_status(adapter))
430 goto exit;
431
432 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
433
434 /* Advanced Receive Descriptor (Read) Format
435 * 63 1 0
436 * +-----------------------------------------------------+
437 * 0 | Packet Buffer Address [63:1] |A0/NSE|
438 * +----------------------------------------------+------+
439 * 8 | Header Buffer Address [63:1] | DD |
440 * +-----------------------------------------------------+
441 *
442 *
443 * Advanced Receive Descriptor (Write-Back) Format
444 *
445 * 63 48 47 32 31 30 21 20 16 15 4 3 0
446 * +------------------------------------------------------+
447 * 0 | Packet IP |SPH| HDR_LEN | RSV|Packet| RSS |
448 * | Checksum Ident | | | | Type | Type |
449 * +------------------------------------------------------+
450 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
451 * +------------------------------------------------------+
452 * 63 48 47 32 31 20 19 0
453 */
454 for (n = 0; n < adapter->num_rx_queues; n++) {
455 rx_ring = adapter->rx_ring[n];
c7689578
JP		 456 pr_info("------------------------------------\n");
457 pr_info("RX QUEUE INDEX = %d\n", rx_ring->queue_index);
458 pr_info("------------------------------------\n");
459 pr_info("R [desc] [ PktBuf A0] "
dcd79aeb
TI		 460 "[ HeadBuf DD] [bi->dma ] [bi->skb] "
461 "<-- Adv Rx Read format\n");
c7689578 462 pr_info("RWB[desc] [PcsmIpSHl PtRs] "
dcd79aeb
TI		 463 "[vl er S cks ln] ---------------- [bi->skb] "
464 "<-- Adv Rx Write-Back format\n");
465
466 for (i = 0; i < rx_ring->count; i++) {
467 rx_buffer_info = &rx_ring->rx_buffer_info[i];
31f05a2d 468 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i);
dcd79aeb
TI		 469 u0 = (struct my_u0 *)rx_desc;
470 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
471 if (staterr & IXGBE_RXD_STAT_DD) {
472 /* Descriptor Done */
c7689578 473 pr_info("RWB[0x%03X] %016llX "
dcd79aeb
TI		 474 "%016llX ---------------- %p", i,
475 le64_to_cpu(u0->a),
476 le64_to_cpu(u0->b),
477 rx_buffer_info->skb);
478 } else {
c7689578 479 pr_info("R [0x%03X] %016llX "
dcd79aeb
TI		 480 "%016llX %016llX %p", i,
481 le64_to_cpu(u0->a),
482 le64_to_cpu(u0->b),
483 (u64)rx_buffer_info->dma,
484 rx_buffer_info->skb);
485
486 if (netif_msg_pktdata(adapter)) {
487 print_hex_dump(KERN_INFO, "",
488 DUMP_PREFIX_ADDRESS, 16, 1,
489 phys_to_virt(rx_buffer_info->dma),
490 rx_ring->rx_buf_len, true);
491
492 if (rx_ring->rx_buf_len
493 < IXGBE_RXBUFFER_2048)
494 print_hex_dump(KERN_INFO, "",
495 DUMP_PREFIX_ADDRESS, 16, 1,
496 phys_to_virt(
497 rx_buffer_info->page_dma +
498 rx_buffer_info->page_offset
499 ),
500 PAGE_SIZE/2, true);
501 }
502 }
503
504 if (i == rx_ring->next_to_use)
c7689578 505 pr_cont(" NTU\n");
dcd79aeb 506 else if (i == rx_ring->next_to_clean)
c7689578 507 pr_cont(" NTC\n");
dcd79aeb 508 else
c7689578 509 pr_cont("\n");
dcd79aeb
TI		 510
511 }
512 }
513
514exit:
515 return;
516}
517
5eba3699
AV		 518static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
519{
520 u32 ctrl_ext;
521
522 /* Let firmware take over control of h/w */
523 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
524 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 525 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 526}
527
528static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
529{
530 u32 ctrl_ext;
531
532 /* Let firmware know the driver has taken over */
533 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
534 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 535 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 536}
9a799d71 537
e8e26350
PW		 538/*
539 * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors
540 * @adapter: pointer to adapter struct
541 * @direction: 0 for Rx, 1 for Tx, -1 for other causes
542 * @queue: queue to map the corresponding interrupt to
543 * @msix_vector: the vector to map to the corresponding queue
544 *
545 */
546static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction,
e8e9f696 547 u8 queue, u8 msix_vector)
9a799d71
AK		 548{
549 u32 ivar, index;
e8e26350
PW		 550 struct ixgbe_hw *hw = &adapter->hw;
551 switch (hw->mac.type) {
552 case ixgbe_mac_82598EB:
553 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
554 if (direction == -1)
555 direction = 0;
556 index = (((direction * 64) + queue) >> 2) & 0x1F;
557 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index));
558 ivar &= ~(0xFF << (8 * (queue & 0x3)));
559 ivar |= (msix_vector << (8 * (queue & 0x3)));
560 IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar);
561 break;
562 case ixgbe_mac_82599EB:
563 if (direction == -1) {
564 /* other causes */
565 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
566 index = ((queue & 1) * 8);
567 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC);
568 ivar &= ~(0xFF << index);
569 ivar |= (msix_vector << index);
570 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar);
571 break;
572 } else {
573 /* tx or rx causes */
574 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
575 index = ((16 * (queue & 1)) + (8 * direction));
576 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
577 ivar &= ~(0xFF << index);
578 ivar |= (msix_vector << index);
579 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar);
580 break;
581 }
582 default:
583 break;
584 }
9a799d71
AK		 585}
586
fe49f04a 587static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter,
e8e9f696 588 u64 qmask)
fe49f04a
AD		 589{
590 u32 mask;
591
592 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
593 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
594 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
595 } else {
596 mask = (qmask & 0xFFFFFFFF);
597 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask);
598 mask = (qmask >> 32);
599 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask);
600 }
601}
602
84418e3b 603void ixgbe_unmap_and_free_tx_resource(struct ixgbe_adapter *adapter,
e8e9f696
JP		 604 struct ixgbe_tx_buffer
605 *tx_buffer_info)
9a799d71 606{
e5a43549
AD		 607 if (tx_buffer_info->dma) {
608 if (tx_buffer_info->mapped_as_page)
1b507730 609 dma_unmap_page(&adapter->pdev->dev,
e5a43549
AD		 610 tx_buffer_info->dma,
611 tx_buffer_info->length,
1b507730 612 DMA_TO_DEVICE);
e5a43549 613 else
1b507730 614 dma_unmap_single(&adapter->pdev->dev,
e5a43549
AD		 615 tx_buffer_info->dma,
616 tx_buffer_info->length,
1b507730 617 DMA_TO_DEVICE);
e5a43549
AD		 618 tx_buffer_info->dma = 0;
619 }
9a799d71
AK		 620 if (tx_buffer_info->skb) {
621 dev_kfree_skb_any(tx_buffer_info->skb);
622 tx_buffer_info->skb = NULL;
623 }
44df32c5 624 tx_buffer_info->time_stamp = 0;
9a799d71
AK		 625 /* tx_buffer_info must be completely set up in the transmit path */
626}
627
26f23d82 628/**
7483d9dd 629 * ixgbe_tx_xon_state - check the tx ring xon state
26f23d82
YZ		 630 * @adapter: the ixgbe adapter
631 * @tx_ring: the corresponding tx_ring
632 *
633 * If not in DCB mode, checks TFCS.TXOFF, otherwise, find out the
634 * corresponding TC of this tx_ring when checking TFCS.
635 *
7483d9dd 636 * Returns : true if in xon state (currently not paused)
26f23d82 637 */
7483d9dd 638static inline bool ixgbe_tx_xon_state(struct ixgbe_adapter *adapter,
e8e9f696 639 struct ixgbe_ring *tx_ring)
26f23d82 640{
26f23d82
YZ		 641 u32 txoff = IXGBE_TFCS_TXOFF;
642
643#ifdef CONFIG_IXGBE_DCB
ca739481 644 if (adapter->dcb_cfg.pfc_mode_enable) {
30b76832 645 int tc;
26f23d82
YZ		 646 int reg_idx = tx_ring->reg_idx;
647 int dcb_i = adapter->ring_feature[RING_F_DCB].indices;
648
6837e895
PW		 649 switch (adapter->hw.mac.type) {
650 case ixgbe_mac_82598EB:
26f23d82
YZ		 651 tc = reg_idx >> 2;
652 txoff = IXGBE_TFCS_TXOFF0;
6837e895
PW		 653 break;
654 case ixgbe_mac_82599EB:
26f23d82
YZ		 655 tc = 0;
656 txoff = IXGBE_TFCS_TXOFF;
657 if (dcb_i == 8) {
658 /* TC0, TC1 */
659 tc = reg_idx >> 5;
660 if (tc == 2) /* TC2, TC3 */
661 tc += (reg_idx - 64) >> 4;
662 else if (tc == 3) /* TC4, TC5, TC6, TC7 */
663 tc += 1 + ((reg_idx - 96) >> 3);
664 } else if (dcb_i == 4) {
665 /* TC0, TC1 */
666 tc = reg_idx >> 6;
667 if (tc == 1) {
668 tc += (reg_idx - 64) >> 5;
669 if (tc == 2) /* TC2, TC3 */
670 tc += (reg_idx - 96) >> 4;
671 }
672 }
6837e895
PW		 673 break;
674 default:
675 tc = 0;
26f23d82
YZ		 676 }
677 txoff <<= tc;
678 }
679#endif
680 return IXGBE_READ_REG(&adapter->hw, IXGBE_TFCS) & txoff;
681}
682
9a799d71 683static inline bool ixgbe_check_tx_hang(struct ixgbe_adapter *adapter,
e8e9f696
JP		 684 struct ixgbe_ring *tx_ring,
685 unsigned int eop)
9a799d71 686{
e01c31a5 687 struct ixgbe_hw *hw = &adapter->hw;
e01c31a5 688
9a799d71 689 /* Detect a transmit hang in hardware, this serializes the
e01c31a5 690 * check with the clearing of time_stamp and movement of eop */
9a799d71 691 adapter->detect_tx_hung = false;
44df32c5 692 if (tx_ring->tx_buffer_info[eop].time_stamp &&
9a799d71 693 time_after(jiffies, tx_ring->tx_buffer_info[eop].time_stamp + HZ) &&
7483d9dd 694 ixgbe_tx_xon_state(adapter, tx_ring)) {
9a799d71 695 /* detected Tx unit hang */
e01c31a5 696 union ixgbe_adv_tx_desc *tx_desc;
31f05a2d 697 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, eop);
396e799c 698 e_err(drv, "Detected Tx Unit Hang\n"
849c4542
ET		 699 " Tx Queue <%d>\n"
700 " TDH, TDT <%x>, <%x>\n"
701 " next_to_use <%x>\n"
702 " next_to_clean <%x>\n"
703 "tx_buffer_info[next_to_clean]\n"
704 " time_stamp <%lx>\n"
705 " jiffies <%lx>\n",
706 tx_ring->queue_index,
707 IXGBE_READ_REG(hw, tx_ring->head),
708 IXGBE_READ_REG(hw, tx_ring->tail),
709 tx_ring->next_to_use, eop,
710 tx_ring->tx_buffer_info[eop].time_stamp, jiffies);
9a799d71
AK		 711 return true;
712 }
713
714 return false;
715}
716
b4617240
PW		 717#define IXGBE_MAX_TXD_PWR 14
718#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
e092be60
AV		 719
720/* Tx Descriptors needed, worst case */
721#define TXD_USE_COUNT(S) (((S) >> IXGBE_MAX_TXD_PWR) + \
722 (((S) & (IXGBE_MAX_DATA_PER_TXD - 1)) ? 1 : 0))
723#define DESC_NEEDED (TXD_USE_COUNT(IXGBE_MAX_DATA_PER_TXD) /* skb->data */ + \
b4617240 724 MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE) + 1) /* for context */
e092be60 725
e01c31a5
JB		 726static void ixgbe_tx_timeout(struct net_device *netdev);
727
9a799d71
AK		 728/**
729 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
fe49f04a 730 * @q_vector: structure containing interrupt and ring information
e01c31a5 731 * @tx_ring: tx ring to clean
9a799d71 732 **/
fe49f04a 733static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 734 struct ixgbe_ring *tx_ring)
9a799d71 735{
fe49f04a 736 struct ixgbe_adapter *adapter = q_vector->adapter;
e01c31a5 737 struct net_device *netdev = adapter->netdev;
12207e49
PWJ		 738 union ixgbe_adv_tx_desc *tx_desc, *eop_desc;
739 struct ixgbe_tx_buffer *tx_buffer_info;
740 unsigned int i, eop, count = 0;
e01c31a5 741 unsigned int total_bytes = 0, total_packets = 0;
9a799d71
AK		 742
743 i = tx_ring->next_to_clean;
12207e49 744 eop = tx_ring->tx_buffer_info[i].next_to_watch;
31f05a2d 745 eop_desc = IXGBE_TX_DESC_ADV(tx_ring, eop);
12207e49
PWJ		 746
747 while ((eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)) &&
9a1a69ad 748 (count < tx_ring->work_limit)) {
12207e49 749 bool cleaned = false;
2d0bb1c1 750 rmb(); /* read buffer_info after eop_desc */
12207e49
PWJ		 751 for ( ; !cleaned; count++) {
752 struct sk_buff *skb;
31f05a2d 753 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
9a799d71 754 tx_buffer_info = &tx_ring->tx_buffer_info[i];
12207e49 755 cleaned = (i == eop);
e01c31a5 756 skb = tx_buffer_info->skb;
9a799d71 757
12207e49 758 if (cleaned && skb) {
e092be60 759 unsigned int segs, bytecount;
3d8fd385 760 unsigned int hlen = skb_headlen(skb);
e01c31a5
JB		 761
762 /* gso_segs is currently only valid for tcp */
e092be60 763 segs = skb_shinfo(skb)->gso_segs ?: 1;
3d8fd385
YZ		 764#ifdef IXGBE_FCOE
765 /* adjust for FCoE Sequence Offload */
766 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
767 && (skb->protocol == htons(ETH_P_FCOE)) &&
768 skb_is_gso(skb)) {
769 hlen = skb_transport_offset(skb) +
770 sizeof(struct fc_frame_header) +
771 sizeof(struct fcoe_crc_eof);
772 segs = DIV_ROUND_UP(skb->len - hlen,
773 skb_shinfo(skb)->gso_size);
774 }
775#endif /* IXGBE_FCOE */
e092be60 776 /* multiply data chunks by size of headers */
3d8fd385 777 bytecount = ((segs - 1) * hlen) + skb->len;
e01c31a5
JB		 778 total_packets += segs;
779 total_bytes += bytecount;
e092be60 780 }
e01c31a5 781
9a799d71 782 ixgbe_unmap_and_free_tx_resource(adapter,
e8e9f696 783 tx_buffer_info);
9a799d71 784
12207e49
PWJ		 785 tx_desc->wb.status = 0;
786
9a799d71
AK		 787 i++;
788 if (i == tx_ring->count)
789 i = 0;
e01c31a5 790 }
12207e49
PWJ		 791
792 eop = tx_ring->tx_buffer_info[i].next_to_watch;
31f05a2d 793 eop_desc = IXGBE_TX_DESC_ADV(tx_ring, eop);
12207e49
PWJ		 794 }
795
9a799d71
AK		 796 tx_ring->next_to_clean = i;
797
e092be60 798#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
e01c31a5 799 if (unlikely(count && netif_carrier_ok(netdev) &&
e8e9f696 800 (IXGBE_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 801 /* Make sure that anybody stopping the queue after this
802 * sees the new next_to_clean.
803 */
804 smp_mb();
30eba97a
AV		 805 if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) &&
806 !test_bit(__IXGBE_DOWN, &adapter->state)) {
807 netif_wake_subqueue(netdev, tx_ring->queue_index);
7ca3bc58 808 ++tx_ring->restart_queue;
30eba97a 809 }
e092be60 810 }
9a799d71 811
e01c31a5
JB		 812 if (adapter->detect_tx_hung) {
813 if (ixgbe_check_tx_hang(adapter, tx_ring, i)) {
814 /* schedule immediate reset if we believe we hung */
396e799c
ET		 815 e_info(probe, "tx hang %d detected, resetting "
816 "adapter\n", adapter->tx_timeout_count + 1);
e01c31a5
JB		 817 ixgbe_tx_timeout(adapter->netdev);
818 }
819 }
9a799d71 820
e01c31a5 821 /* re-arm the interrupt */
fe49f04a
AD		 822 if (count >= tx_ring->work_limit)
823 ixgbe_irq_rearm_queues(adapter, ((u64)1 << q_vector->v_idx));
9a799d71 824
e01c31a5
JB		 825 tx_ring->total_bytes += total_bytes;
826 tx_ring->total_packets += total_packets;
e01c31a5 827 tx_ring->stats.packets += total_packets;
12207e49 828 tx_ring->stats.bytes += total_bytes;
9a1a69ad 829 return (count < tx_ring->work_limit);
9a799d71
AK		 830}
831
5dd2d332 832#ifdef CONFIG_IXGBE_DCA
bd0362dd 833static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
e8e9f696 834 struct ixgbe_ring *rx_ring)
bd0362dd
JC		 835{
836 u32 rxctrl;
837 int cpu = get_cpu();
4a0b9ca0 838 int q = rx_ring->reg_idx;
bd0362dd 839
3a581073 840 if (rx_ring->cpu != cpu) {
bd0362dd 841 rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q));
e8e26350
PW		 842 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
843 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK;
844 rxctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
845 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
846 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK_82599;
847 rxctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) <<
e8e9f696 848 IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599);
e8e26350 849 }
bd0362dd
JC		 850 rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN;
851 rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN;
15005a32
DS		 852 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_RRO_EN);
853 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_WRO_EN |
e8e9f696 854 IXGBE_DCA_RXCTRL_DESC_HSRO_EN);
bd0362dd 855 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q), rxctrl);
3a581073 856 rx_ring->cpu = cpu;
bd0362dd
JC		 857 }
858 put_cpu();
859}
860
861static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
e8e9f696 862 struct ixgbe_ring *tx_ring)
bd0362dd
JC		 863{
864 u32 txctrl;
865 int cpu = get_cpu();
4a0b9ca0 866 int q = tx_ring->reg_idx;
ee5f784a 867 struct ixgbe_hw *hw = &adapter->hw;
bd0362dd 868
3a581073 869 if (tx_ring->cpu != cpu) {
e8e26350 870 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
ee5f784a 871 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(q));
e8e26350
PW		 872 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK;
873 txctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
ee5f784a
DS		 874 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
875 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(q), txctrl);
e8e26350 876 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
ee5f784a 877 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(q));
e8e26350
PW		 878 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK_82599;
879 txctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) <<
e8e9f696 880 IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599);
ee5f784a
DS		 881 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
882 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(q), txctrl);
e8e26350 883 }
3a581073 884 tx_ring->cpu = cpu;
bd0362dd
JC		 885 }
886 put_cpu();
887}
888
889static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
890{
891 int i;
892
893 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
894 return;
895
e35ec126
AD		 896 /* always use CB2 mode, difference is masked in the CB driver */
897 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
898
bd0362dd 899 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 900 adapter->tx_ring[i]->cpu = -1;
901 ixgbe_update_tx_dca(adapter, adapter->tx_ring[i]);
bd0362dd
JC		 902 }
903 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 904 adapter->rx_ring[i]->cpu = -1;
905 ixgbe_update_rx_dca(adapter, adapter->rx_ring[i]);
bd0362dd
JC		 906 }
907}
908
909static int __ixgbe_notify_dca(struct device *dev, void *data)
910{
911 struct net_device *netdev = dev_get_drvdata(dev);
912 struct ixgbe_adapter *adapter = netdev_priv(netdev);
913 unsigned long event = *(unsigned long *)data;
914
915 switch (event) {
916 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 917 /* if we're already enabled, don't do it again */
918 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
919 break;
652f093f 920 if (dca_add_requester(dev) == 0) {
96b0e0f6 921 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 922 ixgbe_setup_dca(adapter);
923 break;
924 }
925 /* Fall Through since DCA is disabled. */
926 case DCA_PROVIDER_REMOVE:
927 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
928 dca_remove_requester(dev);
929 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
930 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
931 }
932 break;
933 }
934
652f093f 935 return 0;
bd0362dd
JC		 936}
937
5dd2d332 938#endif /* CONFIG_IXGBE_DCA */
9a799d71
AK		 939/**
940 * ixgbe_receive_skb - Send a completed packet up the stack
941 * @adapter: board private structure
942 * @skb: packet to send up
177db6ff
MC		 943 * @status: hardware indication of status of receive
944 * @rx_ring: rx descriptor ring (for a specific queue) to setup
945 * @rx_desc: rx descriptor
9a799d71 946 **/
78b6f4ce 947static void ixgbe_receive_skb(struct ixgbe_q_vector *q_vector,
e8e9f696
JP		 948 struct sk_buff *skb, u8 status,
949 struct ixgbe_ring *ring,
950 union ixgbe_adv_rx_desc *rx_desc)
9a799d71 951{
78b6f4ce
HX		 952 struct ixgbe_adapter *adapter = q_vector->adapter;
953 struct napi_struct *napi = &q_vector->napi;
177db6ff
MC		 954 bool is_vlan = (status & IXGBE_RXD_STAT_VP);
955 u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
9a799d71 956
182ff8df 957 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) {
8a62babf 958 if (adapter->vlgrp && is_vlan && (tag & VLAN_VID_MASK))
78b6f4ce 959 vlan_gro_receive(napi, adapter->vlgrp, tag, skb);
9a799d71 960 else
78b6f4ce 961 napi_gro_receive(napi, skb);
177db6ff 962 } else {
8a62babf 963 if (adapter->vlgrp && is_vlan && (tag & VLAN_VID_MASK))
182ff8df
AD		 964 vlan_hwaccel_rx(skb, adapter->vlgrp, tag);
965 else
966 netif_rx(skb);
9a799d71
AK		 967 }
968}
969
e59bd25d
AV		 970/**
971 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
972 * @adapter: address of board private structure
973 * @status_err: hardware indication of status of receive
974 * @skb: skb currently being received and modified
975 **/
9a799d71 976static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter,
8bae1b2b
DS		 977 union ixgbe_adv_rx_desc *rx_desc,
978 struct sk_buff *skb)
9a799d71 979{
8bae1b2b
DS		 980 u32 status_err = le32_to_cpu(rx_desc->wb.upper.status_error);
981
bc8acf2c 982 skb_checksum_none_assert(skb);
9a799d71 983
712744be
JB		 984 /* Rx csum disabled */
985 if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED))
9a799d71 986 return;
e59bd25d
AV		 987
988 /* if IP and error */
989 if ((status_err & IXGBE_RXD_STAT_IPCS) &&
990 (status_err & IXGBE_RXDADV_ERR_IPE)) {
9a799d71
AK		 991 adapter->hw_csum_rx_error++;
992 return;
993 }
e59bd25d
AV		 994
995 if (!(status_err & IXGBE_RXD_STAT_L4CS))
996 return;
997
998 if (status_err & IXGBE_RXDADV_ERR_TCPE) {
8bae1b2b
DS		 999 u16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1000
1001 /*
1002 * 82599 errata, UDP frames with a 0 checksum can be marked as
1003 * checksum errors.
1004 */
1005 if ((pkt_info & IXGBE_RXDADV_PKTTYPE_UDP) &&
1006 (adapter->hw.mac.type == ixgbe_mac_82599EB))
1007 return;
1008
e59bd25d
AV		 1009 adapter->hw_csum_rx_error++;
1010 return;
1011 }
1012
9a799d71 1013 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 1014 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 1015}
1016
e8e26350 1017static inline void ixgbe_release_rx_desc(struct ixgbe_hw *hw,
e8e9f696 1018 struct ixgbe_ring *rx_ring, u32 val)
e8e26350
PW		 1019{
1020 /*
1021 * Force memory writes to complete before letting h/w
1022 * know there are new descriptors to fetch. (Only
1023 * applicable for weak-ordered memory model archs,
1024 * such as IA-64).
1025 */
1026 wmb();
1027 IXGBE_WRITE_REG(hw, IXGBE_RDT(rx_ring->reg_idx), val);
1028}
1029
9a799d71
AK		 1030/**
1031 * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split
1032 * @adapter: address of board private structure
1033 **/
84418e3b 1034void ixgbe_alloc_rx_buffers(struct ixgbe_adapter *adapter,
e8e9f696
JP		 1035 struct ixgbe_ring *rx_ring,
1036 int cleaned_count)
9a799d71 1037{
d716a7d8 1038 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 1039 struct pci_dev *pdev = adapter->pdev;
1040 union ixgbe_adv_rx_desc *rx_desc;
3a581073 1041 struct ixgbe_rx_buffer *bi;
9a799d71 1042 unsigned int i;
d716a7d8 1043 unsigned int bufsz = rx_ring->rx_buf_len;
9a799d71
AK		 1044
1045 i = rx_ring->next_to_use;
3a581073 1046 bi = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1047
1048 while (cleaned_count--) {
31f05a2d 1049 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i);
9a799d71 1050
762f4c57 1051 if (!bi->page_dma &&
6e455b89 1052 (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED)) {
3a581073 1053 if (!bi->page) {
d716a7d8 1054 bi->page = netdev_alloc_page(netdev);
762f4c57
JB		 1055 if (!bi->page) {
1056 adapter->alloc_rx_page_failed++;
1057 goto no_buffers;
1058 }
1059 bi->page_offset = 0;
1060 } else {
1061 /* use a half page if we're re-using */
1062 bi->page_offset ^= (PAGE_SIZE / 2);
9a799d71 1063 }
762f4c57 1064
1b507730 1065 bi->page_dma = dma_map_page(&pdev->dev, bi->page,
e8e9f696
JP		 1066 bi->page_offset,
1067 (PAGE_SIZE / 2),
1b507730 1068 DMA_FROM_DEVICE);
9a799d71
AK		 1069 }
1070
3a581073 1071 if (!bi->skb) {
d716a7d8
AD		 1072 struct sk_buff *skb = netdev_alloc_skb_ip_align(netdev,
1073 bufsz);
1074 bi->skb = skb;
9a799d71
AK		 1075
1076 if (!skb) {
1077 adapter->alloc_rx_buff_failed++;
1078 goto no_buffers;
1079 }
d716a7d8
AD		 1080 /* initialize queue mapping */
1081 skb_record_rx_queue(skb, rx_ring->queue_index);
1082 }
9a799d71 1083
d716a7d8
AD		 1084 if (!bi->dma) {
1085 bi->dma = dma_map_single(&pdev->dev,
1086 bi->skb->data,
e8e9f696 1087 rx_ring->rx_buf_len,
1b507730 1088 DMA_FROM_DEVICE);
9a799d71
AK		 1089 }
1090 /* Refresh the desc even if buffer_addrs didn't change because
1091 * each write-back erases this info. */
6e455b89 1092 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
3a581073
JB		 1093 rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma);
1094 rx_desc->read.hdr_addr = cpu_to_le64(bi->dma);
9a799d71 1095 } else {
3a581073 1096 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
84418e3b 1097 rx_desc->read.hdr_addr = 0;
9a799d71
AK		 1098 }
1099
1100 i++;
1101 if (i == rx_ring->count)
1102 i = 0;
3a581073 1103 bi = &rx_ring->rx_buffer_info[i];
9a799d71 1104 }
7c6e0a43 1105
9a799d71
AK		 1106no_buffers:
1107 if (rx_ring->next_to_use != i) {
1108 rx_ring->next_to_use = i;
1109 if (i-- == 0)
1110 i = (rx_ring->count - 1);
1111
e8e26350 1112 ixgbe_release_rx_desc(&adapter->hw, rx_ring, i);
9a799d71
AK		 1113 }
1114}
1115
7c6e0a43
JB		 1116static inline u16 ixgbe_get_hdr_info(union ixgbe_adv_rx_desc *rx_desc)
1117{
1118 return rx_desc->wb.lower.lo_dword.hs_rss.hdr_info;
1119}
1120
1121static inline u16 ixgbe_get_pkt_info(union ixgbe_adv_rx_desc *rx_desc)
1122{
1123 return rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1124}
1125
f8212f97
AD		 1126static inline u32 ixgbe_get_rsc_count(union ixgbe_adv_rx_desc *rx_desc)
1127{
1128 return (le32_to_cpu(rx_desc->wb.lower.lo_dword.data) &
e8e9f696
JP		 1129 IXGBE_RXDADV_RSCCNT_MASK) >>
1130 IXGBE_RXDADV_RSCCNT_SHIFT;
f8212f97
AD		 1131}
1132
1133/**
1134 * ixgbe_transform_rsc_queue - change rsc queue into a full packet
1135 * @skb: pointer to the last skb in the rsc queue
94b982b2 1136 * @count: pointer to number of packets coalesced in this context
f8212f97
AD		 1137 *
1138 * This function changes a queue full of hw rsc buffers into a completed
1139 * packet. It uses the ->prev pointers to find the first packet and then
1140 * turns it into the frag list owner.
1141 **/
94b982b2 1142static inline struct sk_buff *ixgbe_transform_rsc_queue(struct sk_buff *skb,
e8e9f696 1143 u64 *count)
f8212f97
AD		 1144{
1145 unsigned int frag_list_size = 0;
1146
1147 while (skb->prev) {
1148 struct sk_buff *prev = skb->prev;
1149 frag_list_size += skb->len;
1150 skb->prev = NULL;
1151 skb = prev;
94b982b2 1152 *count += 1;
f8212f97
AD		 1153 }
1154
1155 skb_shinfo(skb)->frag_list = skb->next;
1156 skb->next = NULL;
1157 skb->len += frag_list_size;
1158 skb->data_len += frag_list_size;
1159 skb->truesize += frag_list_size;
1160 return skb;
1161}
1162
43634e82
MC		 1163struct ixgbe_rsc_cb {
1164 dma_addr_t dma;
e8171aaa 1165 bool delay_unmap;
43634e82
MC		 1166};
1167
1168#define IXGBE_RSC_CB(skb) ((struct ixgbe_rsc_cb *)(skb)->cb)
1169
78b6f4ce 1170static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696
JP		 1171 struct ixgbe_ring *rx_ring,
1172 int *work_done, int work_to_do)
9a799d71 1173{
78b6f4ce 1174 struct ixgbe_adapter *adapter = q_vector->adapter;
2d86f139 1175 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 1176 struct pci_dev *pdev = adapter->pdev;
1177 union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
1178 struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer;
1179 struct sk_buff *skb;
f8212f97 1180 unsigned int i, rsc_count = 0;
7c6e0a43 1181 u32 len, staterr;
177db6ff
MC		 1182 u16 hdr_info;
1183 bool cleaned = false;
9a799d71 1184 int cleaned_count = 0;
d2f4fbe2 1185 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
3d8fd385
YZ		 1186#ifdef IXGBE_FCOE
1187 int ddp_bytes = 0;
1188#endif /* IXGBE_FCOE */
9a799d71
AK		 1189
1190 i = rx_ring->next_to_clean;
31f05a2d 1191 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i);
9a799d71
AK		 1192 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
1193 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1194
1195 while (staterr & IXGBE_RXD_STAT_DD) {
7c6e0a43 1196 u32 upper_len = 0;
9a799d71
AK		 1197 if (*work_done >= work_to_do)
1198 break;
1199 (*work_done)++;
1200
3c945e5b 1201 rmb(); /* read descriptor and rx_buffer_info after status DD */
6e455b89 1202 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
7c6e0a43
JB		 1203 hdr_info = le16_to_cpu(ixgbe_get_hdr_info(rx_desc));
1204 len = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >>
762f4c57 1205 IXGBE_RXDADV_HDRBUFLEN_SHIFT;
9a799d71 1206 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
0b746e08
SN		 1207 if ((len > IXGBE_RX_HDR_SIZE) ||
1208 (upper_len && !(hdr_info & IXGBE_RXDADV_SPH)))
1209 len = IXGBE_RX_HDR_SIZE;
7c6e0a43 1210 } else {
9a799d71 1211 len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 1212 }
9a799d71
AK		 1213
1214 cleaned = true;
1215 skb = rx_buffer_info->skb;
7ca3bc58 1216 prefetch(skb->data);
9a799d71
AK		 1217 rx_buffer_info->skb = NULL;
1218
21fa4e66 1219 if (rx_buffer_info->dma) {
43634e82
MC		 1220 if ((adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
1221 (!(staterr & IXGBE_RXD_STAT_EOP)) &&
e8171aaa 1222 (!(skb->prev))) {
43634e82
MC		 1223 /*
1224 * When HWRSC is enabled, delay unmapping
1225 * of the first packet. It carries the
1226 * header information, HW may still
1227 * access the header after the writeback.
1228 * Only unmap it when EOP is reached
1229 */
e8171aaa 1230 IXGBE_RSC_CB(skb)->delay_unmap = true;
43634e82 1231 IXGBE_RSC_CB(skb)->dma = rx_buffer_info->dma;
e8171aaa 1232 } else {
1b507730 1233 dma_unmap_single(&pdev->dev,
e8e9f696
JP		 1234 rx_buffer_info->dma,
1235 rx_ring->rx_buf_len,
1236 DMA_FROM_DEVICE);
e8171aaa 1237 }
4f57ca6e 1238 rx_buffer_info->dma = 0;
9a799d71
AK		 1239 skb_put(skb, len);
1240 }
1241
1242 if (upper_len) {
1b507730
NN		 1243 dma_unmap_page(&pdev->dev, rx_buffer_info->page_dma,
1244 PAGE_SIZE / 2, DMA_FROM_DEVICE);
9a799d71
AK		 1245 rx_buffer_info->page_dma = 0;
1246 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
e8e9f696
JP		 1247 rx_buffer_info->page,
1248 rx_buffer_info->page_offset,
1249 upper_len);
762f4c57
JB		 1250
1251 if ((rx_ring->rx_buf_len > (PAGE_SIZE / 2)) ||
1252 (page_count(rx_buffer_info->page) != 1))
1253 rx_buffer_info->page = NULL;
1254 else
1255 get_page(rx_buffer_info->page);
9a799d71
AK		 1256
1257 skb->len += upper_len;
1258 skb->data_len += upper_len;
1259 skb->truesize += upper_len;
1260 }
1261
1262 i++;
1263 if (i == rx_ring->count)
1264 i = 0;
9a799d71 1265
31f05a2d 1266 next_rxd = IXGBE_RX_DESC_ADV(rx_ring, i);
9a799d71 1267 prefetch(next_rxd);
9a799d71 1268 cleaned_count++;
f8212f97 1269
0c19d6af 1270 if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)
f8212f97
AD		 1271 rsc_count = ixgbe_get_rsc_count(rx_desc);
1272
1273 if (rsc_count) {
1274 u32 nextp = (staterr & IXGBE_RXDADV_NEXTP_MASK) >>
1275 IXGBE_RXDADV_NEXTP_SHIFT;
1276 next_buffer = &rx_ring->rx_buffer_info[nextp];
f8212f97
AD		 1277 } else {
1278 next_buffer = &rx_ring->rx_buffer_info[i];
1279 }
1280
9a799d71 1281 if (staterr & IXGBE_RXD_STAT_EOP) {
f8212f97 1282 if (skb->prev)
e8e9f696
JP		 1283 skb = ixgbe_transform_rsc_queue(skb,
1284 &(rx_ring->rsc_count));
94b982b2 1285 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
e8171aaa 1286 if (IXGBE_RSC_CB(skb)->delay_unmap) {
1b507730
NN		 1287 dma_unmap_single(&pdev->dev,
1288 IXGBE_RSC_CB(skb)->dma,
e8e9f696 1289 rx_ring->rx_buf_len,
1b507730 1290 DMA_FROM_DEVICE);
fd3686a8 1291 IXGBE_RSC_CB(skb)->dma = 0;
e8171aaa 1292 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 1293 }
94b982b2 1294 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED)
e8e9f696
JP		 1295 rx_ring->rsc_count +=
1296 skb_shinfo(skb)->nr_frags;
94b982b2
MC		 1297 else
1298 rx_ring->rsc_count++;
1299 rx_ring->rsc_flush++;
1300 }
9a799d71
AK		 1301 rx_ring->stats.packets++;
1302 rx_ring->stats.bytes += skb->len;
1303 } else {
6e455b89 1304 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
f8212f97
AD		 1305 rx_buffer_info->skb = next_buffer->skb;
1306 rx_buffer_info->dma = next_buffer->dma;
1307 next_buffer->skb = skb;
1308 next_buffer->dma = 0;
1309 } else {
1310 skb->next = next_buffer->skb;
1311 skb->next->prev = skb;
1312 }
7ca3bc58 1313 rx_ring->non_eop_descs++;
9a799d71
AK		 1314 goto next_desc;
1315 }
1316
1317 if (staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK) {
1318 dev_kfree_skb_irq(skb);
1319 goto next_desc;
1320 }
1321
8bae1b2b 1322 ixgbe_rx_checksum(adapter, rx_desc, skb);
d2f4fbe2
AV		 1323
1324 /* probably a little skewed due to removing CRC */
1325 total_rx_bytes += skb->len;
1326 total_rx_packets++;
1327
74ce8dd2 1328 skb->protocol = eth_type_trans(skb, adapter->netdev);
332d4a7d
YZ		 1329#ifdef IXGBE_FCOE
1330 /* if ddp, not passing to ULD unless for FCP_RSP or error */
3d8fd385
YZ		 1331 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
1332 ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb);
1333 if (!ddp_bytes)
332d4a7d 1334 goto next_desc;
3d8fd385 1335 }
332d4a7d 1336#endif /* IXGBE_FCOE */
fdaff1ce 1337 ixgbe_receive_skb(q_vector, skb, staterr, rx_ring, rx_desc);
9a799d71
AK		 1338
1339next_desc:
1340 rx_desc->wb.upper.status_error = 0;
1341
1342 /* return some buffers to hardware, one at a time is too slow */
1343 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
1344 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
1345 cleaned_count = 0;
1346 }
1347
1348 /* use prefetched values */
1349 rx_desc = next_rxd;
f8212f97 1350 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1351
1352 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
177db6ff
MC		 1353 }
1354
9a799d71
AK		 1355 rx_ring->next_to_clean = i;
1356 cleaned_count = IXGBE_DESC_UNUSED(rx_ring);
1357
1358 if (cleaned_count)
1359 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
1360
3d8fd385
YZ		 1361#ifdef IXGBE_FCOE
1362 /* include DDPed FCoE data */
1363 if (ddp_bytes > 0) {
1364 unsigned int mss;
1365
1366 mss = adapter->netdev->mtu - sizeof(struct fcoe_hdr) -
1367 sizeof(struct fc_frame_header) -
1368 sizeof(struct fcoe_crc_eof);
1369 if (mss > 512)
1370 mss &= ~511;
1371 total_rx_bytes += ddp_bytes;
1372 total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss);
1373 }
1374#endif /* IXGBE_FCOE */
1375
f494e8fa
AV		 1376 rx_ring->total_packets += total_rx_packets;
1377 rx_ring->total_bytes += total_rx_bytes;
2d86f139
AK		 1378 netdev->stats.rx_bytes += total_rx_bytes;
1379 netdev->stats.rx_packets += total_rx_packets;
f494e8fa 1380
9a799d71
AK		 1381 return cleaned;
1382}
1383
021230d4 1384static int ixgbe_clean_rxonly(struct napi_struct *, int);
9a799d71
AK		 1385/**
1386 * ixgbe_configure_msix - Configure MSI-X hardware
1387 * @adapter: board private structure
1388 *
1389 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
1390 * interrupts.
1391 **/
1392static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
1393{
021230d4
AV		 1394 struct ixgbe_q_vector *q_vector;
1395 int i, j, q_vectors, v_idx, r_idx;
1396 u32 mask;
9a799d71 1397
021230d4 1398 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
9a799d71 1399
4df10466
JB		 1400 /*
1401 * Populate the IVAR table and set the ITR values to the
021230d4
AV		 1402 * corresponding register.
1403 */
1404 for (v_idx = 0; v_idx < q_vectors; v_idx++) {
7a921c93 1405 q_vector = adapter->q_vector[v_idx];
984b3f57 1406 /* XXX for_each_set_bit(...) */
021230d4 1407 r_idx = find_first_bit(q_vector->rxr_idx,
e8e9f696 1408 adapter->num_rx_queues);
021230d4
AV		 1409
1410 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1411 j = adapter->rx_ring[r_idx]->reg_idx;
e8e26350 1412 ixgbe_set_ivar(adapter, 0, j, v_idx);
021230d4 1413 r_idx = find_next_bit(q_vector->rxr_idx,
e8e9f696
JP		 1414 adapter->num_rx_queues,
1415 r_idx + 1);
021230d4
AV		 1416 }
1417 r_idx = find_first_bit(q_vector->txr_idx,
e8e9f696 1418 adapter->num_tx_queues);
021230d4
AV		 1419
1420 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1421 j = adapter->tx_ring[r_idx]->reg_idx;
e8e26350 1422 ixgbe_set_ivar(adapter, 1, j, v_idx);
021230d4 1423 r_idx = find_next_bit(q_vector->txr_idx,
e8e9f696
JP		 1424 adapter->num_tx_queues,
1425 r_idx + 1);
021230d4
AV		 1426 }
1427
021230d4 1428 if (q_vector->txr_count && !q_vector->rxr_count)
f7554a2b
NS		 1429 /* tx only */
1430 q_vector->eitr = adapter->tx_eitr_param;
509ee935 1431 else if (q_vector->rxr_count)
f7554a2b
NS		 1432 /* rx or mixed */
1433 q_vector->eitr = adapter->rx_eitr_param;
021230d4 1434
fe49f04a 1435 ixgbe_write_eitr(q_vector);
9a799d71
AK		 1436 }
1437
e8e26350
PW		 1438 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
1439 ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
e8e9f696 1440 v_idx);
e8e26350
PW		 1441 else if (adapter->hw.mac.type == ixgbe_mac_82599EB)
1442 ixgbe_set_ivar(adapter, -1, 1, v_idx);
021230d4
AV		 1443 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
1444
41fb9248 1445 /* set up to autoclear timer, and the vectors */
021230d4 1446 mask = IXGBE_EIMS_ENABLE_MASK;
1cdd1ec8
GR		 1447 if (adapter->num_vfs)
1448 mask &= ~(IXGBE_EIMS_OTHER |
1449 IXGBE_EIMS_MAILBOX |
1450 IXGBE_EIMS_LSC);
1451 else
1452 mask &= ~(IXGBE_EIMS_OTHER | IXGBE_EIMS_LSC);
021230d4 1453 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 1454}
1455
f494e8fa
AV		 1456enum latency_range {
1457 lowest_latency = 0,
1458 low_latency = 1,
1459 bulk_latency = 2,
1460 latency_invalid = 255
1461};
1462
1463/**
1464 * ixgbe_update_itr - update the dynamic ITR value based on statistics
1465 * @adapter: pointer to adapter
1466 * @eitr: eitr setting (ints per sec) to give last timeslice
1467 * @itr_setting: current throttle rate in ints/second
1468 * @packets: the number of packets during this measurement interval
1469 * @bytes: the number of bytes during this measurement interval
1470 *
1471 * Stores a new ITR value based on packets and byte
1472 * counts during the last interrupt. The advantage of per interrupt
1473 * computation is faster updates and more accurate ITR for the current
1474 * traffic pattern. Constants in this function were computed
1475 * based on theoretical maximum wire speed and thresholds were set based
1476 * on testing data as well as attempting to minimize response time
1477 * while increasing bulk throughput.
1478 * this functionality is controlled by the InterruptThrottleRate module
1479 * parameter (see ixgbe_param.c)
1480 **/
1481static u8 ixgbe_update_itr(struct ixgbe_adapter *adapter,
e8e9f696
JP		 1482 u32 eitr, u8 itr_setting,
1483 int packets, int bytes)
f494e8fa
AV		 1484{
1485 unsigned int retval = itr_setting;
1486 u32 timepassed_us;
1487 u64 bytes_perint;
1488
1489 if (packets == 0)
1490 goto update_itr_done;
1491
1492
1493 /* simple throttlerate management
1494 * 0-20MB/s lowest (100000 ints/s)
1495 * 20-100MB/s low (20000 ints/s)
1496 * 100-1249MB/s bulk (8000 ints/s)
1497 */
1498 /* what was last interrupt timeslice? */
1499 timepassed_us = 1000000/eitr;
1500 bytes_perint = bytes / timepassed_us; /* bytes/usec */
1501
1502 switch (itr_setting) {
1503 case lowest_latency:
1504 if (bytes_perint > adapter->eitr_low)
1505 retval = low_latency;
1506 break;
1507 case low_latency:
1508 if (bytes_perint > adapter->eitr_high)
1509 retval = bulk_latency;
1510 else if (bytes_perint <= adapter->eitr_low)
1511 retval = lowest_latency;
1512 break;
1513 case bulk_latency:
1514 if (bytes_perint <= adapter->eitr_high)
1515 retval = low_latency;
1516 break;
1517 }
1518
1519update_itr_done:
1520 return retval;
1521}
1522
509ee935
JB		 1523/**
1524 * ixgbe_write_eitr - write EITR register in hardware specific way
fe49f04a 1525 * @q_vector: structure containing interrupt and ring information
509ee935
JB		 1526 *
1527 * This function is made to be called by ethtool and by the driver
1528 * when it needs to update EITR registers at runtime. Hardware
1529 * specific quirks/differences are taken care of here.
1530 */
fe49f04a 1531void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector)
509ee935 1532{
fe49f04a 1533 struct ixgbe_adapter *adapter = q_vector->adapter;
509ee935 1534 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 1535 int v_idx = q_vector->v_idx;
1536 u32 itr_reg = EITR_INTS_PER_SEC_TO_REG(q_vector->eitr);
1537
509ee935
JB		 1538 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1539 /* must write high and low 16 bits to reset counter */
1540 itr_reg |= (itr_reg << 16);
1541 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
f8d1dcaf
JB		 1542 /*
1543 * 82599 can support a value of zero, so allow it for
1544 * max interrupt rate, but there is an errata where it can
1545 * not be zero with RSC
1546 */
1547 if (itr_reg == 8 &&
1548 !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))
1549 itr_reg = 0;
1550
509ee935
JB		 1551 /*
1552 * set the WDIS bit to not clear the timer bits and cause an
1553 * immediate assertion of the interrupt
1554 */
1555 itr_reg |= IXGBE_EITR_CNT_WDIS;
1556 }
1557 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg);
1558}
1559
f494e8fa
AV		 1560static void ixgbe_set_itr_msix(struct ixgbe_q_vector *q_vector)
1561{
1562 struct ixgbe_adapter *adapter = q_vector->adapter;
f494e8fa
AV		 1563 u32 new_itr;
1564 u8 current_itr, ret_itr;
fe49f04a 1565 int i, r_idx;
f494e8fa
AV		 1566 struct ixgbe_ring *rx_ring, *tx_ring;
1567
1568 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1569 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1570 tx_ring = adapter->tx_ring[r_idx];
f494e8fa 1571 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
e8e9f696
JP		 1572 q_vector->tx_itr,
1573 tx_ring->total_packets,
1574 tx_ring->total_bytes);
f494e8fa
AV		 1575 /* if the result for this queue would decrease interrupt
1576 * rate for this vector then use that result */
30efa5a3 1577 q_vector->tx_itr = ((q_vector->tx_itr > ret_itr) ?
e8e9f696 1578 q_vector->tx_itr - 1 : ret_itr);
f494e8fa 1579 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
e8e9f696 1580 r_idx + 1);
f494e8fa
AV		 1581 }
1582
1583 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1584 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1585 rx_ring = adapter->rx_ring[r_idx];
f494e8fa 1586 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
e8e9f696
JP		 1587 q_vector->rx_itr,
1588 rx_ring->total_packets,
1589 rx_ring->total_bytes);
f494e8fa
AV		 1590 /* if the result for this queue would decrease interrupt
1591 * rate for this vector then use that result */
30efa5a3 1592 q_vector->rx_itr = ((q_vector->rx_itr > ret_itr) ?
e8e9f696 1593 q_vector->rx_itr - 1 : ret_itr);
f494e8fa 1594 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
e8e9f696 1595 r_idx + 1);
f494e8fa
AV		 1596 }
1597
30efa5a3 1598 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 1599
1600 switch (current_itr) {
1601 /* counts and packets in update_itr are dependent on these numbers */
1602 case lowest_latency:
1603 new_itr = 100000;
1604 break;
1605 case low_latency:
1606 new_itr = 20000; /* aka hwitr = ~200 */
1607 break;
1608 case bulk_latency:
1609 default:
1610 new_itr = 8000;
1611 break;
1612 }
1613
1614 if (new_itr != q_vector->eitr) {
fe49f04a
AD		 1615 /* do an exponential smoothing */
1616 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
509ee935
JB		 1617
1618 /* save the algorithm value here, not the smoothed one */
1619 q_vector->eitr = new_itr;
fe49f04a
AD		 1620
1621 ixgbe_write_eitr(q_vector);
f494e8fa 1622 }
f494e8fa
AV		 1623}
1624
119fc60a
MC		 1625/**
1626 * ixgbe_check_overtemp_task - worker thread to check over tempurature
1627 * @work: pointer to work_struct containing our data
1628 **/
1629static void ixgbe_check_overtemp_task(struct work_struct *work)
1630{
1631 struct ixgbe_adapter *adapter = container_of(work,
e8e9f696
JP		 1632 struct ixgbe_adapter,
1633 check_overtemp_task);
119fc60a
MC		 1634 struct ixgbe_hw *hw = &adapter->hw;
1635 u32 eicr = adapter->interrupt_event;
1636
1637 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
1638 switch (hw->device_id) {
1639 case IXGBE_DEV_ID_82599_T3_LOM: {
1640 u32 autoneg;
1641 bool link_up = false;
1642
1643 if (hw->mac.ops.check_link)
1644 hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
1645
1646 if (((eicr & IXGBE_EICR_GPI_SDP0) && (!link_up)) ||
1647 (eicr & IXGBE_EICR_LSC))
1648 /* Check if this is due to overtemp */
1649 if (hw->phy.ops.check_overtemp(hw) == IXGBE_ERR_OVERTEMP)
1650 break;
1651 }
1652 return;
1653 default:
1654 if (!(eicr & IXGBE_EICR_GPI_SDP0))
1655 return;
1656 break;
1657 }
396e799c
ET		 1658 e_crit(drv, "Network adapter has been stopped because it has "
1659 "over heated. Restart the computer. If the problem "
849c4542
ET		 1660 "persists, power off the system and replace the "
1661 "adapter\n");
119fc60a
MC		 1662 /* write to clear the interrupt */
1663 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP0);
1664 }
1665}
1666
0befdb3e
JB		 1667static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
1668{
1669 struct ixgbe_hw *hw = &adapter->hw;
1670
1671 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
1672 (eicr & IXGBE_EICR_GPI_SDP1)) {
396e799c 1673 e_crit(probe, "Fan has stopped, replace the adapter\n");
0befdb3e
JB		 1674 /* write to clear the interrupt */
1675 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1676 }
1677}
cf8280ee 1678
e8e26350
PW		 1679static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr)
1680{
1681 struct ixgbe_hw *hw = &adapter->hw;
1682
1683 if (eicr & IXGBE_EICR_GPI_SDP1) {
1684 /* Clear the interrupt */
1685 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1686 schedule_work(&adapter->multispeed_fiber_task);
1687 } else if (eicr & IXGBE_EICR_GPI_SDP2) {
1688 /* Clear the interrupt */
1689 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2);
1690 schedule_work(&adapter->sfp_config_module_task);
1691 } else {
1692 /* Interrupt isn't for us... */
1693 return;
1694 }
1695}
1696
cf8280ee
JB		 1697static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
1698{
1699 struct ixgbe_hw *hw = &adapter->hw;
1700
1701 adapter->lsc_int++;
1702 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
1703 adapter->link_check_timeout = jiffies;
1704 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1705 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
8a0717f3 1706 IXGBE_WRITE_FLUSH(hw);
cf8280ee
JB		 1707 schedule_work(&adapter->watchdog_task);
1708 }
1709}
1710
9a799d71
AK		 1711static irqreturn_t ixgbe_msix_lsc(int irq, void *data)
1712{
1713 struct net_device *netdev = data;
1714 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1715 struct ixgbe_hw *hw = &adapter->hw;
54037505
DS		 1716 u32 eicr;
1717
1718 /*
1719 * Workaround for Silicon errata. Use clear-by-write instead
1720 * of clear-by-read. Reading with EICS will return the
1721 * interrupt causes without clearing, which later be done
1722 * with the write to EICR.
1723 */
1724 eicr = IXGBE_READ_REG(hw, IXGBE_EICS);
1725 IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr);
9a799d71 1726
cf8280ee
JB		 1727 if (eicr & IXGBE_EICR_LSC)
1728 ixgbe_check_lsc(adapter);
d4f80882 1729
1cdd1ec8
GR		 1730 if (eicr & IXGBE_EICR_MAILBOX)
1731 ixgbe_msg_task(adapter);
1732
e8e26350
PW		 1733 if (hw->mac.type == ixgbe_mac_82598EB)
1734 ixgbe_check_fan_failure(adapter, eicr);
0befdb3e 1735
c4cf55e5 1736 if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350 1737 ixgbe_check_sfp_event(adapter, eicr);
119fc60a
MC		 1738 adapter->interrupt_event = eicr;
1739 if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
1740 ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)))
1741 schedule_work(&adapter->check_overtemp_task);
c4cf55e5
PWJ		 1742
1743 /* Handle Flow Director Full threshold interrupt */
1744 if (eicr & IXGBE_EICR_FLOW_DIR) {
1745 int i;
1746 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_FLOW_DIR);
1747 /* Disable transmits before FDIR Re-initialization */
1748 netif_tx_stop_all_queues(netdev);
1749 for (i = 0; i < adapter->num_tx_queues; i++) {
1750 struct ixgbe_ring *tx_ring =
e8e9f696 1751 adapter->tx_ring[i];
c4cf55e5 1752 if (test_and_clear_bit(__IXGBE_FDIR_INIT_DONE,
e8e9f696 1753 &tx_ring->reinit_state))
c4cf55e5
PWJ		 1754 schedule_work(&adapter->fdir_reinit_task);
1755 }
1756 }
1757 }
d4f80882
AV		 1758 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1759 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_OTHER);
9a799d71
AK		 1760
1761 return IRQ_HANDLED;
1762}
1763
fe49f04a
AD		 1764static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter,
1765 u64 qmask)
1766{
1767 u32 mask;
1768
1769 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1770 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
1771 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
1772 } else {
1773 mask = (qmask & 0xFFFFFFFF);
1774 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(0), mask);
1775 mask = (qmask >> 32);
1776 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(1), mask);
1777 }
1778 /* skip the flush */
1779}
1780
1781static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter,
e8e9f696 1782 u64 qmask)
fe49f04a
AD		 1783{
1784 u32 mask;
1785
1786 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1787 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
1788 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, mask);
1789 } else {
1790 mask = (qmask & 0xFFFFFFFF);
1791 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), mask);
1792 mask = (qmask >> 32);
1793 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), mask);
1794 }
1795 /* skip the flush */
1796}
1797
9a799d71
AK		 1798static irqreturn_t ixgbe_msix_clean_tx(int irq, void *data)
1799{
021230d4
AV		 1800 struct ixgbe_q_vector *q_vector = data;
1801 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 1802 struct ixgbe_ring *tx_ring;
021230d4
AV		 1803 int i, r_idx;
1804
1805 if (!q_vector->txr_count)
1806 return IRQ_HANDLED;
1807
1808 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1809 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1810 tx_ring = adapter->tx_ring[r_idx];
3a581073
JB		 1811 tx_ring->total_bytes = 0;
1812 tx_ring->total_packets = 0;
021230d4 1813 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
e8e9f696 1814 r_idx + 1);
021230d4 1815 }
9a799d71 1816
9b471446 1817 /* EIAM disabled interrupts (on this vector) for us */
91281fd3
AD		 1818 napi_schedule(&q_vector->napi);
1819
9a799d71
AK		 1820 return IRQ_HANDLED;
1821}
1822
021230d4
AV		 1823/**
1824 * ixgbe_msix_clean_rx - single unshared vector rx clean (all queues)
1825 * @irq: unused
1826 * @data: pointer to our q_vector struct for this interrupt vector
1827 **/
9a799d71
AK		 1828static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data)
1829{
021230d4
AV		 1830 struct ixgbe_q_vector *q_vector = data;
1831 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 1832 struct ixgbe_ring *rx_ring;
021230d4 1833 int r_idx;
30efa5a3 1834 int i;
021230d4
AV		 1835
1836 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
30efa5a3 1837 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1838 rx_ring = adapter->rx_ring[r_idx];
30efa5a3
JB		 1839 rx_ring->total_bytes = 0;
1840 rx_ring->total_packets = 0;
1841 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
e8e9f696 1842 r_idx + 1);
30efa5a3
JB		 1843 }
1844
021230d4
AV		 1845 if (!q_vector->rxr_count)
1846 return IRQ_HANDLED;
1847
021230d4 1848 /* disable interrupts on this vector only */
9b471446 1849 /* EIAM disabled interrupts (on this vector) for us */
288379f0 1850 napi_schedule(&q_vector->napi);
021230d4
AV		 1851
1852 return IRQ_HANDLED;
1853}
1854
1855static irqreturn_t ixgbe_msix_clean_many(int irq, void *data)
1856{
91281fd3
AD		 1857 struct ixgbe_q_vector *q_vector = data;
1858 struct ixgbe_adapter *adapter = q_vector->adapter;
1859 struct ixgbe_ring *ring;
1860 int r_idx;
1861 int i;
1862
1863 if (!q_vector->txr_count && !q_vector->rxr_count)
1864 return IRQ_HANDLED;
1865
1866 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1867 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1868 ring = adapter->tx_ring[r_idx];
91281fd3
AD		 1869 ring->total_bytes = 0;
1870 ring->total_packets = 0;
1871 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
e8e9f696 1872 r_idx + 1);
91281fd3
AD		 1873 }
1874
1875 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1876 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1877 ring = adapter->rx_ring[r_idx];
91281fd3
AD		 1878 ring->total_bytes = 0;
1879 ring->total_packets = 0;
1880 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
e8e9f696 1881 r_idx + 1);
91281fd3
AD		 1882 }
1883
9b471446 1884 /* EIAM disabled interrupts (on this vector) for us */
91281fd3 1885 napi_schedule(&q_vector->napi);
9a799d71 1886
9a799d71
AK		 1887 return IRQ_HANDLED;
1888}
1889
021230d4
AV		 1890/**
1891 * ixgbe_clean_rxonly - msix (aka one shot) rx clean routine
1892 * @napi: napi struct with our devices info in it
1893 * @budget: amount of work driver is allowed to do this pass, in packets
1894 *
f0848276
JB		 1895 * This function is optimized for cleaning one queue only on a single
1896 * q_vector!!!
021230d4 1897 **/
9a799d71
AK		 1898static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget)
1899{
021230d4 1900 struct ixgbe_q_vector *q_vector =
e8e9f696 1901 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 1902 struct ixgbe_adapter *adapter = q_vector->adapter;
f0848276 1903 struct ixgbe_ring *rx_ring = NULL;
9a799d71 1904 int work_done = 0;
021230d4 1905 long r_idx;
9a799d71 1906
021230d4 1907 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
4a0b9ca0 1908 rx_ring = adapter->rx_ring[r_idx];
5dd2d332 1909#ifdef CONFIG_IXGBE_DCA
bd0362dd 1910 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 1911 ixgbe_update_rx_dca(adapter, rx_ring);
bd0362dd 1912#endif
9a799d71 1913
78b6f4ce 1914 ixgbe_clean_rx_irq(q_vector, rx_ring, &work_done, budget);
9a799d71 1915
021230d4
AV		 1916 /* If all Rx work done, exit the polling mode */
1917 if (work_done < budget) {
288379f0 1918 napi_complete(napi);
f7554a2b 1919 if (adapter->rx_itr_setting & 1)
f494e8fa 1920 ixgbe_set_itr_msix(q_vector);
9a799d71 1921 if (!test_bit(__IXGBE_DOWN, &adapter->state))
fe49f04a 1922 ixgbe_irq_enable_queues(adapter,
e8e9f696 1923 ((u64)1 << q_vector->v_idx));
9a799d71
AK		 1924 }
1925
1926 return work_done;
1927}
1928
f0848276 1929/**
91281fd3 1930 * ixgbe_clean_rxtx_many - msix (aka one shot) rx clean routine
f0848276
JB		 1931 * @napi: napi struct with our devices info in it
1932 * @budget: amount of work driver is allowed to do this pass, in packets
1933 *
1934 * This function will clean more than one rx queue associated with a
1935 * q_vector.
1936 **/
91281fd3 1937static int ixgbe_clean_rxtx_many(struct napi_struct *napi, int budget)
f0848276
JB		 1938{
1939 struct ixgbe_q_vector *q_vector =
e8e9f696 1940 container_of(napi, struct ixgbe_q_vector, napi);
f0848276 1941 struct ixgbe_adapter *adapter = q_vector->adapter;
91281fd3 1942 struct ixgbe_ring *ring = NULL;
f0848276
JB		 1943 int work_done = 0, i;
1944 long r_idx;
91281fd3
AD		 1945 bool tx_clean_complete = true;
1946
1947 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1948 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1949 ring = adapter->tx_ring[r_idx];
91281fd3
AD		 1950#ifdef CONFIG_IXGBE_DCA
1951 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
1952 ixgbe_update_tx_dca(adapter, ring);
1953#endif
1954 tx_clean_complete &= ixgbe_clean_tx_irq(q_vector, ring);
1955 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
e8e9f696 1956 r_idx + 1);
91281fd3 1957 }
f0848276
JB		 1958
1959 /* attempt to distribute budget to each queue fairly, but don't allow
1960 * the budget to go below 1 because we'll exit polling */
1961 budget /= (q_vector->rxr_count ?: 1);
1962 budget = max(budget, 1);
1963 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1964 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1965 ring = adapter->rx_ring[r_idx];
5dd2d332 1966#ifdef CONFIG_IXGBE_DCA
f0848276 1967 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
91281fd3 1968 ixgbe_update_rx_dca(adapter, ring);
f0848276 1969#endif
91281fd3 1970 ixgbe_clean_rx_irq(q_vector, ring, &work_done, budget);
f0848276 1971 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
e8e9f696 1972 r_idx + 1);
f0848276
JB		 1973 }
1974
1975 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
4a0b9ca0 1976 ring = adapter->rx_ring[r_idx];
f0848276 1977 /* If all Rx work done, exit the polling mode */
7f821875 1978 if (work_done < budget) {
288379f0 1979 napi_complete(napi);
f7554a2b 1980 if (adapter->rx_itr_setting & 1)
f0848276
JB		 1981 ixgbe_set_itr_msix(q_vector);
1982 if (!test_bit(__IXGBE_DOWN, &adapter->state))
fe49f04a 1983 ixgbe_irq_enable_queues(adapter,
e8e9f696 1984 ((u64)1 << q_vector->v_idx));
f0848276
JB		 1985 return 0;
1986 }
1987
1988 return work_done;
1989}
91281fd3
AD		 1990
1991/**
1992 * ixgbe_clean_txonly - msix (aka one shot) tx clean routine
1993 * @napi: napi struct with our devices info in it
1994 * @budget: amount of work driver is allowed to do this pass, in packets
1995 *
1996 * This function is optimized for cleaning one queue only on a single
1997 * q_vector!!!
1998 **/
1999static int ixgbe_clean_txonly(struct napi_struct *napi, int budget)
2000{
2001 struct ixgbe_q_vector *q_vector =
e8e9f696 2002 container_of(napi, struct ixgbe_q_vector, napi);
91281fd3
AD		 2003 struct ixgbe_adapter *adapter = q_vector->adapter;
2004 struct ixgbe_ring *tx_ring = NULL;
2005 int work_done = 0;
2006 long r_idx;
2007
2008 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
4a0b9ca0 2009 tx_ring = adapter->tx_ring[r_idx];
91281fd3
AD		 2010#ifdef CONFIG_IXGBE_DCA
2011 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
2012 ixgbe_update_tx_dca(adapter, tx_ring);
2013#endif
2014
2015 if (!ixgbe_clean_tx_irq(q_vector, tx_ring))
2016 work_done = budget;
2017
f7554a2b 2018 /* If all Tx work done, exit the polling mode */
91281fd3
AD		 2019 if (work_done < budget) {
2020 napi_complete(napi);
f7554a2b 2021 if (adapter->tx_itr_setting & 1)
91281fd3
AD		 2022 ixgbe_set_itr_msix(q_vector);
2023 if (!test_bit(__IXGBE_DOWN, &adapter->state))
e8e9f696
JP		 2024 ixgbe_irq_enable_queues(adapter,
2025 ((u64)1 << q_vector->v_idx));
91281fd3
AD		 2026 }
2027
2028 return work_done;
2029}
2030
021230d4 2031static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx,
e8e9f696 2032 int r_idx)
021230d4 2033{
7a921c93
AD		 2034 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2035
2036 set_bit(r_idx, q_vector->rxr_idx);
2037 q_vector->rxr_count++;
021230d4
AV		 2038}
2039
2040static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx,
e8e9f696 2041 int t_idx)
021230d4 2042{
7a921c93
AD		 2043 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2044
2045 set_bit(t_idx, q_vector->txr_idx);
2046 q_vector->txr_count++;
021230d4
AV		 2047}
2048
9a799d71 2049/**
021230d4
AV		 2050 * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors
2051 * @adapter: board private structure to initialize
2052 * @vectors: allotted vector count for descriptor rings
9a799d71 2053 *
021230d4
AV		 2054 * This function maps descriptor rings to the queue-specific vectors
2055 * we were allotted through the MSI-X enabling code. Ideally, we'd have
2056 * one vector per ring/queue, but on a constrained vector budget, we
2057 * group the rings as "efficiently" as possible. You would add new
2058 * mapping configurations in here.
9a799d71 2059 **/
021230d4 2060static int ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter,
e8e9f696 2061 int vectors)
021230d4
AV		 2062{
2063 int v_start = 0;
2064 int rxr_idx = 0, txr_idx = 0;
2065 int rxr_remaining = adapter->num_rx_queues;
2066 int txr_remaining = adapter->num_tx_queues;
2067 int i, j;
2068 int rqpv, tqpv;
2069 int err = 0;
2070
2071 /* No mapping required if MSI-X is disabled. */
2072 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
2073 goto out;
9a799d71 2074
021230d4
AV		 2075 /*
2076 * The ideal configuration...
2077 * We have enough vectors to map one per queue.
2078 */
2079 if (vectors == adapter->num_rx_queues + adapter->num_tx_queues) {
2080 for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++)
2081 map_vector_to_rxq(adapter, v_start, rxr_idx);
9a799d71 2082
021230d4
AV		 2083 for (; txr_idx < txr_remaining; v_start++, txr_idx++)
2084 map_vector_to_txq(adapter, v_start, txr_idx);
9a799d71 2085
9a799d71 2086 goto out;
021230d4 2087 }
9a799d71 2088
021230d4
AV		 2089 /*
2090 * If we don't have enough vectors for a 1-to-1
2091 * mapping, we'll have to group them so there are
2092 * multiple queues per vector.
2093 */
2094 /* Re-adjusting *qpv takes care of the remainder. */
2095 for (i = v_start; i < vectors; i++) {
2096 rqpv = DIV_ROUND_UP(rxr_remaining, vectors - i);
2097 for (j = 0; j < rqpv; j++) {
2098 map_vector_to_rxq(adapter, i, rxr_idx);
2099 rxr_idx++;
2100 rxr_remaining--;
2101 }
2102 }
2103 for (i = v_start; i < vectors; i++) {
2104 tqpv = DIV_ROUND_UP(txr_remaining, vectors - i);
2105 for (j = 0; j < tqpv; j++) {
2106 map_vector_to_txq(adapter, i, txr_idx);
2107 txr_idx++;
2108 txr_remaining--;
9a799d71 2109 }
9a799d71
AK		 2110 }
2111
021230d4
AV		 2112out:
2113 return err;
2114}
2115
2116/**
2117 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
2118 * @adapter: board private structure
2119 *
2120 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
2121 * interrupts from the kernel.
2122 **/
2123static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
2124{
2125 struct net_device *netdev = adapter->netdev;
2126 irqreturn_t (*handler)(int, void *);
2127 int i, vector, q_vectors, err;
e8e9f696 2128 int ri = 0, ti = 0;
021230d4
AV		 2129
2130 /* Decrement for Other and TCP Timer vectors */
2131 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2132
2133 /* Map the Tx/Rx rings to the vectors we were allotted. */
2134 err = ixgbe_map_rings_to_vectors(adapter, q_vectors);
2135 if (err)
2136 goto out;
2137
2138#define SET_HANDLER(_v) ((!(_v)->rxr_count) ? &ixgbe_msix_clean_tx : \
e8e9f696
JP		 2139 (!(_v)->txr_count) ? &ixgbe_msix_clean_rx : \
2140 &ixgbe_msix_clean_many)
021230d4 2141 for (vector = 0; vector < q_vectors; vector++) {
7a921c93 2142 handler = SET_HANDLER(adapter->q_vector[vector]);
cb13fc20 2143
e8e9f696 2144 if (handler == &ixgbe_msix_clean_rx) {
cb13fc20
RO		 2145 sprintf(adapter->name[vector], "%s-%s-%d",
2146 netdev->name, "rx", ri++);
e8e9f696 2147 } else if (handler == &ixgbe_msix_clean_tx) {
cb13fc20
RO		 2148 sprintf(adapter->name[vector], "%s-%s-%d",
2149 netdev->name, "tx", ti++);
e8e9f696 2150 } else
cb13fc20
RO		 2151 sprintf(adapter->name[vector], "%s-%s-%d",
2152 netdev->name, "TxRx", vector);
2153
021230d4 2154 err = request_irq(adapter->msix_entries[vector].vector,
e8e9f696
JP		 2155 handler, 0, adapter->name[vector],
2156 adapter->q_vector[vector]);
9a799d71 2157 if (err) {
396e799c 2158 e_err(probe, "request_irq failed for MSIX interrupt "
849c4542 2159 "Error: %d\n", err);
021230d4 2160 goto free_queue_irqs;
9a799d71 2161 }
9a799d71
AK		 2162 }
2163
021230d4
AV		 2164 sprintf(adapter->name[vector], "%s:lsc", netdev->name);
2165 err = request_irq(adapter->msix_entries[vector].vector,
e8e9f696 2166 ixgbe_msix_lsc, 0, adapter->name[vector], netdev);
9a799d71 2167 if (err) {
396e799c 2168 e_err(probe, "request_irq for msix_lsc failed: %d\n", err);
021230d4 2169 goto free_queue_irqs;
9a799d71
AK		 2170 }
2171
9a799d71
AK		 2172 return 0;
2173
021230d4
AV		 2174free_queue_irqs:
2175 for (i = vector - 1; i >= 0; i--)
2176 free_irq(adapter->msix_entries[--vector].vector,
e8e9f696 2177 adapter->q_vector[i]);
021230d4
AV		 2178 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2179 pci_disable_msix(adapter->pdev);
9a799d71
AK		 2180 kfree(adapter->msix_entries);
2181 adapter->msix_entries = NULL;
021230d4 2182out:
9a799d71
AK		 2183 return err;
2184}
2185
f494e8fa
AV		 2186static void ixgbe_set_itr(struct ixgbe_adapter *adapter)
2187{
7a921c93 2188 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
f494e8fa
AV		 2189 u8 current_itr;
2190 u32 new_itr = q_vector->eitr;
4a0b9ca0
PW		 2191 struct ixgbe_ring *rx_ring = adapter->rx_ring[0];
2192 struct ixgbe_ring *tx_ring = adapter->tx_ring[0];
f494e8fa 2193
30efa5a3 2194 q_vector->tx_itr = ixgbe_update_itr(adapter, new_itr,
e8e9f696
JP		 2195 q_vector->tx_itr,
2196 tx_ring->total_packets,
2197 tx_ring->total_bytes);
30efa5a3 2198 q_vector->rx_itr = ixgbe_update_itr(adapter, new_itr,
e8e9f696
JP		 2199 q_vector->rx_itr,
2200 rx_ring->total_packets,
2201 rx_ring->total_bytes);
f494e8fa 2202
30efa5a3 2203 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 2204
2205 switch (current_itr) {
2206 /* counts and packets in update_itr are dependent on these numbers */
2207 case lowest_latency:
2208 new_itr = 100000;
2209 break;
2210 case low_latency:
2211 new_itr = 20000; /* aka hwitr = ~200 */
2212 break;
2213 case bulk_latency:
2214 new_itr = 8000;
2215 break;
2216 default:
2217 break;
2218 }
2219
2220 if (new_itr != q_vector->eitr) {
fe49f04a
AD		 2221 /* do an exponential smoothing */
2222 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
509ee935
JB		 2223
2224 /* save the algorithm value here, not the smoothed one */
2225 q_vector->eitr = new_itr;
fe49f04a
AD		 2226
2227 ixgbe_write_eitr(q_vector);
f494e8fa 2228 }
f494e8fa
AV		 2229}
2230
79aefa45
AD		 2231/**
2232 * ixgbe_irq_enable - Enable default interrupt generation settings
2233 * @adapter: board private structure
2234 **/
2235static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter)
2236{
2237 u32 mask;
835462fc
NS		 2238
2239 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE);
119fc60a
MC		 2240 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
2241 mask |= IXGBE_EIMS_GPI_SDP0;
6ab33d51
DM		 2242 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
2243 mask |= IXGBE_EIMS_GPI_SDP1;
e8e26350 2244 if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
2a41ff81 2245 mask |= IXGBE_EIMS_ECC;
e8e26350
PW		 2246 mask |= IXGBE_EIMS_GPI_SDP1;
2247 mask |= IXGBE_EIMS_GPI_SDP2;
1cdd1ec8
GR		 2248 if (adapter->num_vfs)
2249 mask |= IXGBE_EIMS_MAILBOX;
e8e26350 2250 }
c4cf55e5
PWJ		 2251 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
2252 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
2253 mask |= IXGBE_EIMS_FLOW_DIR;
e8e26350 2254
79aefa45 2255 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
835462fc 2256 ixgbe_irq_enable_queues(adapter, ~0);
79aefa45 2257 IXGBE_WRITE_FLUSH(&adapter->hw);
1cdd1ec8
GR		 2258
2259 if (adapter->num_vfs > 32) {
2260 u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1;
2261 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel);
2262 }
79aefa45 2263}
021230d4 2264
9a799d71 2265/**
021230d4 2266 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 2267 * @irq: interrupt number
2268 * @data: pointer to a network interface device structure
9a799d71
AK		 2269 **/
2270static irqreturn_t ixgbe_intr(int irq, void *data)
2271{
2272 struct net_device *netdev = data;
2273 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2274 struct ixgbe_hw *hw = &adapter->hw;
7a921c93 2275 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71
AK		 2276 u32 eicr;
2277
54037505
DS		 2278 /*
2279 * Workaround for silicon errata. Mask the interrupts
2280 * before the read of EICR.
2281 */
2282 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
2283
021230d4
AV		 2284 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
2285 * therefore no explict interrupt disable is necessary */
2286 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e
JB		 2287 if (!eicr) {
2288 /* shared interrupt alert!
2289 * make sure interrupts are enabled because the read will
2290 * have disabled interrupts due to EIAM */
2291 ixgbe_irq_enable(adapter);
9a799d71 2292 return IRQ_NONE; /* Not our interrupt */
f47cf66e 2293 }
9a799d71 2294
cf8280ee
JB		 2295 if (eicr & IXGBE_EICR_LSC)
2296 ixgbe_check_lsc(adapter);
021230d4 2297
e8e26350
PW		 2298 if (hw->mac.type == ixgbe_mac_82599EB)
2299 ixgbe_check_sfp_event(adapter, eicr);
2300
0befdb3e 2301 ixgbe_check_fan_failure(adapter, eicr);
119fc60a
MC		 2302 if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
2303 ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)))
2304 schedule_work(&adapter->check_overtemp_task);
0befdb3e 2305
7a921c93 2306 if (napi_schedule_prep(&(q_vector->napi))) {
4a0b9ca0
PW		 2307 adapter->tx_ring[0]->total_packets = 0;
2308 adapter->tx_ring[0]->total_bytes = 0;
2309 adapter->rx_ring[0]->total_packets = 0;
2310 adapter->rx_ring[0]->total_bytes = 0;
021230d4 2311 /* would disable interrupts here but EIAM disabled it */
7a921c93 2312 __napi_schedule(&(q_vector->napi));
9a799d71
AK		 2313 }
2314
2315 return IRQ_HANDLED;
2316}
2317
021230d4
AV		 2318static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter)
2319{
2320 int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2321
2322 for (i = 0; i < q_vectors; i++) {
7a921c93 2323 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
021230d4
AV		 2324 bitmap_zero(q_vector->rxr_idx, MAX_RX_QUEUES);
2325 bitmap_zero(q_vector->txr_idx, MAX_TX_QUEUES);
2326 q_vector->rxr_count = 0;
2327 q_vector->txr_count = 0;
2328 }
2329}
2330
9a799d71
AK		 2331/**
2332 * ixgbe_request_irq - initialize interrupts
2333 * @adapter: board private structure
2334 *
2335 * Attempts to configure interrupts using the best available
2336 * capabilities of the hardware and kernel.
2337 **/
021230d4 2338static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 2339{
2340 struct net_device *netdev = adapter->netdev;
021230d4 2341 int err;
9a799d71 2342
021230d4
AV		 2343 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2344 err = ixgbe_request_msix_irqs(adapter);
2345 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
a0607fd3 2346 err = request_irq(adapter->pdev->irq, ixgbe_intr, 0,
e8e9f696 2347 netdev->name, netdev);
021230d4 2348 } else {
a0607fd3 2349 err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED,
e8e9f696 2350 netdev->name, netdev);
9a799d71
AK		 2351 }
2352
9a799d71 2353 if (err)
396e799c 2354 e_err(probe, "request_irq failed, Error %d\n", err);
9a799d71 2355
9a799d71
AK		 2356 return err;
2357}
2358
2359static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
2360{
2361 struct net_device *netdev = adapter->netdev;
2362
2363 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
021230d4 2364 int i, q_vectors;
9a799d71 2365
021230d4
AV		 2366 q_vectors = adapter->num_msix_vectors;
2367
2368 i = q_vectors - 1;
9a799d71 2369 free_irq(adapter->msix_entries[i].vector, netdev);
9a799d71 2370
021230d4
AV		 2371 i--;
2372 for (; i >= 0; i--) {
2373 free_irq(adapter->msix_entries[i].vector,
e8e9f696 2374 adapter->q_vector[i]);
021230d4
AV		 2375 }
2376
2377 ixgbe_reset_q_vectors(adapter);
2378 } else {
2379 free_irq(adapter->pdev->irq, netdev);
9a799d71
AK		 2380 }
2381}
2382
22d5a71b
JB		 2383/**
2384 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
2385 * @adapter: board private structure
2386 **/
2387static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
2388{
835462fc
NS		 2389 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2390 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
2391 } else {
2392 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000);
2393 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0);
22d5a71b 2394 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0);
1cdd1ec8
GR		 2395 if (adapter->num_vfs > 32)
2396 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0);
22d5a71b
JB		 2397 }
2398 IXGBE_WRITE_FLUSH(&adapter->hw);
2399 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2400 int i;
2401 for (i = 0; i < adapter->num_msix_vectors; i++)
2402 synchronize_irq(adapter->msix_entries[i].vector);
2403 } else {
2404 synchronize_irq(adapter->pdev->irq);
2405 }
2406}
2407
9a799d71
AK		 2408/**
2409 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
2410 *
2411 **/
2412static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
2413{
9a799d71
AK		 2414 struct ixgbe_hw *hw = &adapter->hw;
2415
021230d4 2416 IXGBE_WRITE_REG(hw, IXGBE_EITR(0),
e8e9f696 2417 EITR_INTS_PER_SEC_TO_REG(adapter->rx_eitr_param));
9a799d71 2418
e8e26350
PW		 2419 ixgbe_set_ivar(adapter, 0, 0, 0);
2420 ixgbe_set_ivar(adapter, 1, 0, 0);
021230d4
AV		 2421
2422 map_vector_to_rxq(adapter, 0, 0);
2423 map_vector_to_txq(adapter, 0, 0);
2424
396e799c 2425 e_info(hw, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 2426}
2427
43e69bf0
AD		 2428/**
2429 * ixgbe_configure_tx_ring - Configure 8259x Tx ring after Reset
2430 * @adapter: board private structure
2431 * @ring: structure containing ring specific data
2432 *
2433 * Configure the Tx descriptor ring after a reset.
2434 **/
84418e3b
AD		 2435void ixgbe_configure_tx_ring(struct ixgbe_adapter *adapter,
2436 struct ixgbe_ring *ring)
43e69bf0
AD		 2437{
2438 struct ixgbe_hw *hw = &adapter->hw;
2439 u64 tdba = ring->dma;
2f1860b8
AD		 2440 int wait_loop = 10;
2441 u32 txdctl;
43e69bf0
AD		 2442 u16 reg_idx = ring->reg_idx;
2443
2f1860b8
AD		 2444 /* disable queue to avoid issues while updating state */
2445 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx));
2446 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx),
2447 txdctl & ~IXGBE_TXDCTL_ENABLE);
2448 IXGBE_WRITE_FLUSH(hw);
2449
43e69bf0 2450 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(reg_idx),
e8e9f696 2451 (tdba & DMA_BIT_MASK(32)));
43e69bf0
AD		 2452 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(reg_idx), (tdba >> 32));
2453 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(reg_idx),
2454 ring->count * sizeof(union ixgbe_adv_tx_desc));
2455 IXGBE_WRITE_REG(hw, IXGBE_TDH(reg_idx), 0);
2456 IXGBE_WRITE_REG(hw, IXGBE_TDT(reg_idx), 0);
2457 ring->head = IXGBE_TDH(reg_idx);
2458 ring->tail = IXGBE_TDT(reg_idx);
2459
2f1860b8
AD		 2460 /* configure fetching thresholds */
2461 if (adapter->rx_itr_setting == 0) {
2462 /* cannot set wthresh when itr==0 */
2463 txdctl &= ~0x007F0000;
2464 } else {
2465 /* enable WTHRESH=8 descriptors, to encourage burst writeback */
2466 txdctl |= (8 << 16);
2467 }
2468 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
2469 /* PThresh workaround for Tx hang with DFP enabled. */
2470 txdctl |= 32;
2471 }
2472
2473 /* reinitialize flowdirector state */
2474 set_bit(__IXGBE_FDIR_INIT_DONE, &ring->reinit_state);
2475
2476 /* enable queue */
2477 txdctl |= IXGBE_TXDCTL_ENABLE;
2478 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), txdctl);
2479
2480 /* TXDCTL.EN will return 0 on 82598 if link is down, so skip it */
2481 if (hw->mac.type == ixgbe_mac_82598EB &&
2482 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
2483 return;
2484
2485 /* poll to verify queue is enabled */
2486 do {
2487 msleep(1);
2488 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx));
2489 } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
2490 if (!wait_loop)
2491 e_err(drv, "Could not enable Tx Queue %d\n", reg_idx);
43e69bf0
AD		 2492}
2493
120ff942
AD		 2494static void ixgbe_setup_mtqc(struct ixgbe_adapter *adapter)
2495{
2496 struct ixgbe_hw *hw = &adapter->hw;
2497 u32 rttdcs;
2498 u32 mask;
2499
2500 if (hw->mac.type == ixgbe_mac_82598EB)
2501 return;
2502
2503 /* disable the arbiter while setting MTQC */
2504 rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
2505 rttdcs |= IXGBE_RTTDCS_ARBDIS;
2506 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2507
2508 /* set transmit pool layout */
2509 mask = (IXGBE_FLAG_SRIOV_ENABLED | IXGBE_FLAG_DCB_ENABLED);
2510 switch (adapter->flags & mask) {
2511
2512 case (IXGBE_FLAG_SRIOV_ENABLED):
2513 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2514 (IXGBE_MTQC_VT_ENA | IXGBE_MTQC_64VF));
2515 break;
2516
2517 case (IXGBE_FLAG_DCB_ENABLED):
2518 /* We enable 8 traffic classes, DCB only */
2519 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2520 (IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ));
2521 break;
2522
2523 default:
2524 IXGBE_WRITE_REG(hw, IXGBE_MTQC, IXGBE_MTQC_64Q_1PB);
2525 break;
2526 }
2527
2528 /* re-enable the arbiter */
2529 rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
2530 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2531}
2532
9a799d71 2533/**
3a581073 2534 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 2535 * @adapter: board private structure
2536 *
2537 * Configure the Tx unit of the MAC after a reset.
2538 **/
2539static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
2540{
2f1860b8
AD		 2541 struct ixgbe_hw *hw = &adapter->hw;
2542 u32 dmatxctl;
43e69bf0 2543 u32 i;
9a799d71 2544
2f1860b8
AD		 2545 ixgbe_setup_mtqc(adapter);
2546
2547 if (hw->mac.type != ixgbe_mac_82598EB) {
2548 /* DMATXCTL.EN must be before Tx queues are enabled */
2549 dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2550 dmatxctl |= IXGBE_DMATXCTL_TE;
2551 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl);
2552 }
2553
9a799d71 2554 /* Setup the HW Tx Head and Tail descriptor pointers */
43e69bf0
AD		 2555 for (i = 0; i < adapter->num_tx_queues; i++)
2556 ixgbe_configure_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 2557}
2558
e8e26350 2559#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
cc41ac7c 2560
a6616b42 2561static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter,
e8e9f696 2562 struct ixgbe_ring *rx_ring)
cc41ac7c 2563{
cc41ac7c 2564 u32 srrctl;
a6616b42 2565 int index;
0cefafad 2566 struct ixgbe_ring_feature *feature = adapter->ring_feature;
3be1adfb 2567
a6616b42
YZ		 2568 index = rx_ring->reg_idx;
2569 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2570 unsigned long mask;
0cefafad 2571 mask = (unsigned long) feature[RING_F_RSS].mask;
3be1adfb 2572 index = index & mask;
cc41ac7c 2573 }
cc41ac7c
JB		 2574 srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(index));
2575
2576 srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK;
2577 srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK;
9e10e045
AD		 2578 if (adapter->num_vfs)
2579 srrctl |= IXGBE_SRRCTL_DROP_EN;
cc41ac7c 2580
afafd5b0
AD		 2581 srrctl |= (IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) &
2582 IXGBE_SRRCTL_BSIZEHDR_MASK;
2583
6e455b89 2584 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
afafd5b0
AD		 2585#if (PAGE_SIZE / 2) > IXGBE_MAX_RXBUFFER
2586 srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2587#else
2588 srrctl |= (PAGE_SIZE / 2) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2589#endif
cc41ac7c 2590 srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
cc41ac7c 2591 } else {
afafd5b0
AD		 2592 srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >>
2593 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
cc41ac7c 2594 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
cc41ac7c 2595 }
e8e26350 2596
cc41ac7c
JB		 2597 IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(index), srrctl);
2598}
9a799d71 2599
05abb126 2600static void ixgbe_setup_mrqc(struct ixgbe_adapter *adapter)
0cefafad 2601{
05abb126
AD		 2602 struct ixgbe_hw *hw = &adapter->hw;
2603 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
e8e9f696
JP		 2604 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
2605 0x6A3E67EA, 0x14364D17, 0x3BED200D};
05abb126
AD		 2606 u32 mrqc = 0, reta = 0;
2607 u32 rxcsum;
2608 int i, j;
0cefafad
JB		 2609 int mask;
2610
05abb126
AD		 2611 /* Fill out hash function seeds */
2612 for (i = 0; i < 10; i++)
2613 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
2614
2615 /* Fill out redirection table */
2616 for (i = 0, j = 0; i < 128; i++, j++) {
2617 if (j == adapter->ring_feature[RING_F_RSS].indices)
2618 j = 0;
2619 /* reta = 4-byte sliding window of
2620 * 0x00..(indices-1)(indices-1)00..etc. */
2621 reta = (reta << 8) | (j * 0x11);
2622 if ((i & 3) == 3)
2623 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
2624 }
0cefafad 2625
05abb126
AD		 2626 /* Disable indicating checksum in descriptor, enables RSS hash */
2627 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
2628 rxcsum |= IXGBE_RXCSUM_PCSD;
2629 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
2630
2631 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
2632 mask = adapter->flags & IXGBE_FLAG_RSS_ENABLED;
2633 else
2634 mask = adapter->flags & (IXGBE_FLAG_RSS_ENABLED
0cefafad 2635#ifdef CONFIG_IXGBE_DCB
05abb126 2636 | IXGBE_FLAG_DCB_ENABLED
0cefafad 2637#endif
05abb126
AD		 2638 | IXGBE_FLAG_SRIOV_ENABLED
2639 );
0cefafad
JB		 2640
2641 switch (mask) {
2642 case (IXGBE_FLAG_RSS_ENABLED):
2643 mrqc = IXGBE_MRQC_RSSEN;
2644 break;
1cdd1ec8
GR		 2645 case (IXGBE_FLAG_SRIOV_ENABLED):
2646 mrqc = IXGBE_MRQC_VMDQEN;
2647 break;
0cefafad
JB		 2648#ifdef CONFIG_IXGBE_DCB
2649 case (IXGBE_FLAG_DCB_ENABLED):
2650 mrqc = IXGBE_MRQC_RT8TCEN;
2651 break;
2652#endif /* CONFIG_IXGBE_DCB */
2653 default:
2654 break;
2655 }
2656
05abb126
AD		 2657 /* Perform hash on these packet types */
2658 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4
2659 | IXGBE_MRQC_RSS_FIELD_IPV4_TCP
2660 | IXGBE_MRQC_RSS_FIELD_IPV6
2661 | IXGBE_MRQC_RSS_FIELD_IPV6_TCP;
2662
2663 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
0cefafad
JB		 2664}
2665
bb5a9ad2
NS		 2666/**
2667 * ixgbe_configure_rscctl - enable RSC for the indicated ring
2668 * @adapter: address of board private structure
2669 * @index: index of ring to set
bb5a9ad2 2670 **/
7367096a
AD		 2671static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter,
2672 struct ixgbe_ring *ring)
bb5a9ad2 2673{
bb5a9ad2 2674 struct ixgbe_hw *hw = &adapter->hw;
bb5a9ad2 2675 u32 rscctrl;
edd2ea55 2676 int rx_buf_len;
7367096a
AD		 2677 u16 reg_idx = ring->reg_idx;
2678
2679 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))
2680 return;
bb5a9ad2 2681
7367096a
AD		 2682 rx_buf_len = ring->rx_buf_len;
2683 rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(reg_idx));
bb5a9ad2
NS		 2684 rscctrl |= IXGBE_RSCCTL_RSCEN;
2685 /*
2686 * we must limit the number of descriptors so that the
2687 * total size of max desc * buf_len is not greater
2688 * than 65535
2689 */
7367096a 2690 if (ring->flags & IXGBE_RING_RX_PS_ENABLED) {
bb5a9ad2
NS		 2691#if (MAX_SKB_FRAGS > 16)
2692 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2693#elif (MAX_SKB_FRAGS > 8)
2694 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2695#elif (MAX_SKB_FRAGS > 4)
2696 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2697#else
2698 rscctrl |= IXGBE_RSCCTL_MAXDESC_1;
2699#endif
2700 } else {
2701 if (rx_buf_len < IXGBE_RXBUFFER_4096)
2702 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2703 else if (rx_buf_len < IXGBE_RXBUFFER_8192)
2704 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2705 else
2706 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2707 }
7367096a 2708 IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(reg_idx), rscctrl);
bb5a9ad2
NS		 2709}
2710
9e10e045
AD		 2711/**
2712 * ixgbe_set_uta - Set unicast filter table address
2713 * @adapter: board private structure
2714 *
2715 * The unicast table address is a register array of 32-bit registers.
2716 * The table is meant to be used in a way similar to how the MTA is used
2717 * however due to certain limitations in the hardware it is necessary to
2718 * set all the hash bits to 1 and use the VMOLR ROPE bit as a promiscuous
2719 * enable bit to allow vlan tag stripping when promiscuous mode is enabled
2720 **/
2721static void ixgbe_set_uta(struct ixgbe_adapter *adapter)
2722{
2723 struct ixgbe_hw *hw = &adapter->hw;
2724 int i;
2725
2726 /* The UTA table only exists on 82599 hardware and newer */
2727 if (hw->mac.type < ixgbe_mac_82599EB)
2728 return;
2729
2730 /* we only need to do this if VMDq is enabled */
2731 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
2732 return;
2733
2734 for (i = 0; i < 128; i++)
2735 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), ~0);
2736}
2737
2738#define IXGBE_MAX_RX_DESC_POLL 10
2739static void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter,
2740 struct ixgbe_ring *ring)
2741{
2742 struct ixgbe_hw *hw = &adapter->hw;
2743 int reg_idx = ring->reg_idx;
2744 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
2745 u32 rxdctl;
2746
2747 /* RXDCTL.EN will return 0 on 82598 if link is down, so skip it */
2748 if (hw->mac.type == ixgbe_mac_82598EB &&
2749 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
2750 return;
2751
2752 do {
2753 msleep(1);
2754 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2755 } while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE));
2756
2757 if (!wait_loop) {
2758 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within "
2759 "the polling period\n", reg_idx);
2760 }
2761}
2762
84418e3b
AD		 2763void ixgbe_configure_rx_ring(struct ixgbe_adapter *adapter,
2764 struct ixgbe_ring *ring)
acd37177
AD		 2765{
2766 struct ixgbe_hw *hw = &adapter->hw;
2767 u64 rdba = ring->dma;
9e10e045 2768 u32 rxdctl;
acd37177
AD		 2769 u16 reg_idx = ring->reg_idx;
2770
9e10e045
AD		 2771 /* disable queue to avoid issues while updating state */
2772 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2773 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx),
2774 rxdctl & ~IXGBE_RXDCTL_ENABLE);
2775 IXGBE_WRITE_FLUSH(hw);
2776
acd37177
AD		 2777 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(reg_idx), (rdba & DMA_BIT_MASK(32)));
2778 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(reg_idx), (rdba >> 32));
2779 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(reg_idx),
2780 ring->count * sizeof(union ixgbe_adv_rx_desc));
2781 IXGBE_WRITE_REG(hw, IXGBE_RDH(reg_idx), 0);
2782 IXGBE_WRITE_REG(hw, IXGBE_RDT(reg_idx), 0);
2783 ring->head = IXGBE_RDH(reg_idx);
2784 ring->tail = IXGBE_RDT(reg_idx);
9e10e045
AD		 2785
2786 ixgbe_configure_srrctl(adapter, ring);
2787 ixgbe_configure_rscctl(adapter, ring);
2788
2789 if (hw->mac.type == ixgbe_mac_82598EB) {
2790 /*
2791 * enable cache line friendly hardware writes:
2792 * PTHRESH=32 descriptors (half the internal cache),
2793 * this also removes ugly rx_no_buffer_count increment
2794 * HTHRESH=4 descriptors (to minimize latency on fetch)
2795 * WTHRESH=8 burst writeback up to two cache lines
2796 */
2797 rxdctl &= ~0x3FFFFF;
2798 rxdctl |= 0x080420;
2799 }
2800
2801 /* enable receive descriptor ring */
2802 rxdctl |= IXGBE_RXDCTL_ENABLE;
2803 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
2804
2805 ixgbe_rx_desc_queue_enable(adapter, ring);
2806 ixgbe_alloc_rx_buffers(adapter, ring, IXGBE_DESC_UNUSED(ring));
acd37177
AD		 2807}
2808
48654521
AD		 2809static void ixgbe_setup_psrtype(struct ixgbe_adapter *adapter)
2810{
2811 struct ixgbe_hw *hw = &adapter->hw;
2812 int p;
2813
2814 /* PSRTYPE must be initialized in non 82598 adapters */
2815 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
e8e9f696
JP		 2816 IXGBE_PSRTYPE_UDPHDR |
2817 IXGBE_PSRTYPE_IPV4HDR |
48654521 2818 IXGBE_PSRTYPE_L2HDR |
e8e9f696 2819 IXGBE_PSRTYPE_IPV6HDR;
48654521
AD		 2820
2821 if (hw->mac.type == ixgbe_mac_82598EB)
2822 return;
2823
2824 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED)
2825 psrtype |= (adapter->num_rx_queues_per_pool << 29);
2826
2827 for (p = 0; p < adapter->num_rx_pools; p++)
2828 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(adapter->num_vfs + p),
2829 psrtype);
2830}
2831
f5b4a52e
AD		 2832static void ixgbe_configure_virtualization(struct ixgbe_adapter *adapter)
2833{
2834 struct ixgbe_hw *hw = &adapter->hw;
2835 u32 gcr_ext;
2836 u32 vt_reg_bits;
2837 u32 reg_offset, vf_shift;
2838 u32 vmdctl;
2839
2840 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
2841 return;
2842
2843 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2844 vt_reg_bits = IXGBE_VMD_CTL_VMDQ_EN | IXGBE_VT_CTL_REPLEN;
2845 vt_reg_bits |= (adapter->num_vfs << IXGBE_VT_CTL_POOL_SHIFT);
2846 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl | vt_reg_bits);
2847
2848 vf_shift = adapter->num_vfs % 32;
2849 reg_offset = (adapter->num_vfs > 32) ? 1 : 0;
2850
2851 /* Enable only the PF's pool for Tx/Rx */
2852 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (1 << vf_shift));
2853 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset ^ 1), 0);
2854 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (1 << vf_shift));
2855 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset ^ 1), 0);
2856 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
2857
2858 /* Map PF MAC address in RAR Entry 0 to first pool following VFs */
2859 hw->mac.ops.set_vmdq(hw, 0, adapter->num_vfs);
2860
2861 /*
2862 * Set up VF register offsets for selected VT Mode,
2863 * i.e. 32 or 64 VFs for SR-IOV
2864 */
2865 gcr_ext = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
2866 gcr_ext |= IXGBE_GCR_EXT_MSIX_EN;
2867 gcr_ext |= IXGBE_GCR_EXT_VT_MODE_64;
2868 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr_ext);
2869
2870 /* enable Tx loopback for VF/PF communication */
2871 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
2872}
2873
477de6ed 2874static void ixgbe_set_rx_buffer_len(struct ixgbe_adapter *adapter)
9a799d71 2875{
9a799d71
AK		 2876 struct ixgbe_hw *hw = &adapter->hw;
2877 struct net_device *netdev = adapter->netdev;
2878 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
7c6e0a43 2879 int rx_buf_len;
477de6ed
AD		 2880 struct ixgbe_ring *rx_ring;
2881 int i;
2882 u32 mhadd, hlreg0;
48654521 2883
9a799d71 2884 /* Decide whether to use packet split mode or not */
1cdd1ec8
GR		 2885 /* Do not use packet split if we're in SR-IOV Mode */
2886 if (!adapter->num_vfs)
2887 adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED;
9a799d71
AK		 2888
2889 /* Set the RX buffer length according to the mode */
2890 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43 2891 rx_buf_len = IXGBE_RX_HDR_SIZE;
9a799d71 2892 } else {
0c19d6af 2893 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
f8212f97 2894 (netdev->mtu <= ETH_DATA_LEN))
7c6e0a43 2895 rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
9a799d71 2896 else
477de6ed 2897 rx_buf_len = ALIGN(max_frame + VLAN_HLEN, 1024);
9a799d71
AK		 2898 }
2899
63f39bd1 2900#ifdef IXGBE_FCOE
477de6ed
AD		 2901 /* adjust max frame to be able to do baby jumbo for FCoE */
2902 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) &&
2903 (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE))
2904 max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9a799d71 2905
477de6ed
AD		 2906#endif /* IXGBE_FCOE */
2907 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
2908 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
2909 mhadd &= ~IXGBE_MHADD_MFS_MASK;
2910 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
2911
2912 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
2913 }
2914
2915 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
2916 /* set jumbo enable since MHADD.MFS is keeping size locked at max_frame */
2917 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
2918 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
9a799d71 2919
0cefafad
JB		 2920 /*
2921 * Setup the HW Rx Head and Tail Descriptor Pointers and
2922 * the Base and Length of the Rx Descriptor Ring
2923 */
9a799d71 2924 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 2925 rx_ring = adapter->rx_ring[i];
a6616b42 2926 rx_ring->rx_buf_len = rx_buf_len;
cc41ac7c 2927
6e455b89
YZ		 2928 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)
2929 rx_ring->flags |= IXGBE_RING_RX_PS_ENABLED;
1b3ff02e
PWJ		 2930 else
2931 rx_ring->flags &= ~IXGBE_RING_RX_PS_ENABLED;
cc41ac7c 2932
63f39bd1 2933#ifdef IXGBE_FCOE
e8e9f696 2934 if (netdev->features & NETIF_F_FCOE_MTU) {
63f39bd1
YZ		 2935 struct ixgbe_ring_feature *f;
2936 f = &adapter->ring_feature[RING_F_FCOE];
6e455b89
YZ		 2937 if ((i >= f->mask) && (i < f->mask + f->indices)) {
2938 rx_ring->flags &= ~IXGBE_RING_RX_PS_ENABLED;
2939 if (rx_buf_len < IXGBE_FCOE_JUMBO_FRAME_SIZE)
2940 rx_ring->rx_buf_len =
e8e9f696 2941 IXGBE_FCOE_JUMBO_FRAME_SIZE;
6e455b89 2942 }
63f39bd1 2943 }
63f39bd1 2944#endif /* IXGBE_FCOE */
477de6ed
AD		 2945 }
2946
2947}
2948
7367096a
AD		 2949static void ixgbe_setup_rdrxctl(struct ixgbe_adapter *adapter)
2950{
2951 struct ixgbe_hw *hw = &adapter->hw;
2952 u32 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
2953
2954 switch (hw->mac.type) {
2955 case ixgbe_mac_82598EB:
2956 /*
2957 * For VMDq support of different descriptor types or
2958 * buffer sizes through the use of multiple SRRCTL
2959 * registers, RDRXCTL.MVMEN must be set to 1
2960 *
2961 * also, the manual doesn't mention it clearly but DCA hints
2962 * will only use queue 0's tags unless this bit is set. Side
2963 * effects of setting this bit are only that SRRCTL must be
2964 * fully programmed [0..15]
2965 */
2966 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
2967 break;
2968 case ixgbe_mac_82599EB:
2969 /* Disable RSC for ACK packets */
2970 IXGBE_WRITE_REG(hw, IXGBE_RSCDBU,
2971 (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU)));
2972 rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE;
2973 /* hardware requires some bits to be set by default */
2974 rdrxctl |= (IXGBE_RDRXCTL_RSCACKC | IXGBE_RDRXCTL_FCOE_WRFIX);
2975 rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP;
2976 break;
2977 default:
2978 /* We should do nothing since we don't know this hardware */
2979 return;
2980 }
2981
2982 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
2983}
2984
477de6ed
AD		 2985/**
2986 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
2987 * @adapter: board private structure
2988 *
2989 * Configure the Rx unit of the MAC after a reset.
2990 **/
2991static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
2992{
2993 struct ixgbe_hw *hw = &adapter->hw;
477de6ed
AD		 2994 int i;
2995 u32 rxctrl;
477de6ed
AD		 2996
2997 /* disable receives while setting up the descriptors */
2998 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
2999 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
3000
3001 ixgbe_setup_psrtype(adapter);
7367096a 3002 ixgbe_setup_rdrxctl(adapter);
477de6ed 3003
9e10e045 3004 /* Program registers for the distribution of queues */
f5b4a52e 3005 ixgbe_setup_mrqc(adapter);
f5b4a52e 3006
9e10e045
AD		 3007 ixgbe_set_uta(adapter);
3008
477de6ed
AD		 3009 /* set_rx_buffer_len must be called before ring initialization */
3010 ixgbe_set_rx_buffer_len(adapter);
3011
3012 /*
3013 * Setup the HW Rx Head and Tail Descriptor Pointers and
3014 * the Base and Length of the Rx Descriptor Ring
3015 */
9e10e045
AD		 3016 for (i = 0; i < adapter->num_rx_queues; i++)
3017 ixgbe_configure_rx_ring(adapter, adapter->rx_ring[i]);
177db6ff 3018
9e10e045
AD		 3019 /* disable drop enable for 82598 parts */
3020 if (hw->mac.type == ixgbe_mac_82598EB)
3021 rxctrl |= IXGBE_RXCTRL_DMBYPS;
3022
3023 /* enable all receives */
3024 rxctrl |= IXGBE_RXCTRL_RXEN;
3025 hw->mac.ops.enable_rx_dma(hw, rxctrl);
9a799d71
AK		 3026}
3027
068c89b0
DS		 3028static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
3029{
3030 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3031 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 3032 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 3033
3034 /* add VID to filter table */
1ada1b1b 3035 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, true);
068c89b0
DS		 3036}
3037
3038static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
3039{
3040 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3041 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 3042 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 3043
3044 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3045 ixgbe_irq_disable(adapter);
3046
3047 vlan_group_set_device(adapter->vlgrp, vid, NULL);
3048
3049 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3050 ixgbe_irq_enable(adapter);
3051
3052 /* remove VID from filter table */
1ada1b1b 3053 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, false);
068c89b0
DS		 3054}
3055
5f6c0181
JB		 3056/**
3057 * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering
3058 * @adapter: driver data
3059 */
3060static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter)
3061{
3062 struct ixgbe_hw *hw = &adapter->hw;
3063 u32 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3064 int i, j;
3065
3066 switch (hw->mac.type) {
3067 case ixgbe_mac_82598EB:
38e0bd98
YZ		 3068 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
3069#ifdef CONFIG_IXGBE_DCB
3070 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
3071 vlnctrl &= ~IXGBE_VLNCTRL_VME;
3072#endif
5f6c0181
JB		 3073 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3074 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3075 break;
3076 case ixgbe_mac_82599EB:
3077 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
3078 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3079 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
38e0bd98
YZ		 3080#ifdef CONFIG_IXGBE_DCB
3081 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
3082 break;
3083#endif
5f6c0181
JB		 3084 for (i = 0; i < adapter->num_rx_queues; i++) {
3085 j = adapter->rx_ring[i]->reg_idx;
3086 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3087 vlnctrl &= ~IXGBE_RXDCTL_VME;
3088 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3089 }
3090 break;
3091 default:
3092 break;
3093 }
3094}
3095
3096/**
3097 * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering
3098 * @adapter: driver data
3099 */
3100static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter)
3101{
3102 struct ixgbe_hw *hw = &adapter->hw;
3103 u32 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3104 int i, j;
3105
3106 switch (hw->mac.type) {
3107 case ixgbe_mac_82598EB:
3108 vlnctrl |= IXGBE_VLNCTRL_VME | IXGBE_VLNCTRL_VFE;
3109 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3110 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3111 break;
3112 case ixgbe_mac_82599EB:
3113 vlnctrl |= IXGBE_VLNCTRL_VFE;
3114 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3115 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3116 for (i = 0; i < adapter->num_rx_queues; i++) {
3117 j = adapter->rx_ring[i]->reg_idx;
3118 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3119 vlnctrl |= IXGBE_RXDCTL_VME;
3120 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3121 }
3122 break;
3123 default:
3124 break;
3125 }
3126}
3127
9a799d71 3128static void ixgbe_vlan_rx_register(struct net_device *netdev,
e8e9f696 3129 struct vlan_group *grp)
9a799d71
AK		 3130{
3131 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71 3132
d4f80882
AV		 3133 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3134 ixgbe_irq_disable(adapter);
9a799d71
AK		 3135 adapter->vlgrp = grp;
3136
2f90b865
AD		 3137 /*
3138 * For a DCB driver, always enable VLAN tag stripping so we can
3139 * still receive traffic from a DCB-enabled host even if we're
3140 * not in DCB mode.
3141 */
5f6c0181 3142 ixgbe_vlan_filter_enable(adapter);
dc63d377 3143
e8e26350 3144 ixgbe_vlan_rx_add_vid(netdev, 0);
9a799d71 3145
d4f80882
AV		 3146 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3147 ixgbe_irq_enable(adapter);
9a799d71
AK		 3148}
3149
9a799d71
AK		 3150static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
3151{
3152 ixgbe_vlan_rx_register(adapter->netdev, adapter->vlgrp);
3153
3154 if (adapter->vlgrp) {
3155 u16 vid;
3156 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
3157 if (!vlan_group_get_device(adapter->vlgrp, vid))
3158 continue;
3159 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
3160 }
3161 }
3162}
3163
2850062a
AD		 3164/**
3165 * ixgbe_write_uc_addr_list - write unicast addresses to RAR table
3166 * @netdev: network interface device structure
3167 *
3168 * Writes unicast address list to the RAR table.
3169 * Returns: -ENOMEM on failure/insufficient address space
3170 * 0 on no addresses written
3171 * X on writing X addresses to the RAR table
3172 **/
3173static int ixgbe_write_uc_addr_list(struct net_device *netdev)
3174{
3175 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3176 struct ixgbe_hw *hw = &adapter->hw;
3177 unsigned int vfn = adapter->num_vfs;
3178 unsigned int rar_entries = hw->mac.num_rar_entries - (vfn + 1);
3179 int count = 0;
3180
3181 /* return ENOMEM indicating insufficient memory for addresses */
3182 if (netdev_uc_count(netdev) > rar_entries)
3183 return -ENOMEM;
3184
3185 if (!netdev_uc_empty(netdev) && rar_entries) {
3186 struct netdev_hw_addr *ha;
3187 /* return error if we do not support writing to RAR table */
3188 if (!hw->mac.ops.set_rar)
3189 return -ENOMEM;
3190
3191 netdev_for_each_uc_addr(ha, netdev) {
3192 if (!rar_entries)
3193 break;
3194 hw->mac.ops.set_rar(hw, rar_entries--, ha->addr,
3195 vfn, IXGBE_RAH_AV);
3196 count++;
3197 }
3198 }
3199 /* write the addresses in reverse order to avoid write combining */
3200 for (; rar_entries > 0 ; rar_entries--)
3201 hw->mac.ops.clear_rar(hw, rar_entries);
3202
3203 return count;
3204}
3205
9a799d71 3206/**
2c5645cf 3207 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 3208 * @netdev: network interface device structure
3209 *
2c5645cf
CL		 3210 * The set_rx_method entry point is called whenever the unicast/multicast
3211 * address list or the network interface flags are updated. This routine is
3212 * responsible for configuring the hardware for proper unicast, multicast and
3213 * promiscuous mode.
9a799d71 3214 **/
7f870475 3215void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 3216{
3217 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3218 struct ixgbe_hw *hw = &adapter->hw;
2850062a
AD		 3219 u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE;
3220 int count;
9a799d71
AK		 3221
3222 /* Check for Promiscuous and All Multicast modes */
3223
3224 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3225
f5dc442b
AD		 3226 /* set all bits that we expect to always be set */
3227 fctrl |= IXGBE_FCTRL_BAM;
3228 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
3229 fctrl |= IXGBE_FCTRL_PMCF;
3230
2850062a
AD		 3231 /* clear the bits we are changing the status of */
3232 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3233
9a799d71 3234 if (netdev->flags & IFF_PROMISC) {
e433ea1f 3235 hw->addr_ctrl.user_set_promisc = true;
9a799d71 3236 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
2850062a 3237 vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE);
5f6c0181
JB		 3238 /* don't hardware filter vlans in promisc mode */
3239 ixgbe_vlan_filter_disable(adapter);
9a799d71 3240 } else {
746b9f02
PM		 3241 if (netdev->flags & IFF_ALLMULTI) {
3242 fctrl |= IXGBE_FCTRL_MPE;
2850062a
AD		 3243 vmolr |= IXGBE_VMOLR_MPE;
3244 } else {
3245 /*
3246 * Write addresses to the MTA, if the attempt fails
3247 * then we should just turn on promiscous mode so
3248 * that we can at least receive multicast traffic
3249 */
3250 hw->mac.ops.update_mc_addr_list(hw, netdev);
3251 vmolr |= IXGBE_VMOLR_ROMPE;
746b9f02 3252 }
5f6c0181 3253 ixgbe_vlan_filter_enable(adapter);
e433ea1f 3254 hw->addr_ctrl.user_set_promisc = false;
2850062a
AD		 3255 /*
3256 * Write addresses to available RAR registers, if there is not
3257 * sufficient space to store all the addresses then enable
3258 * unicast promiscous mode
3259 */
3260 count = ixgbe_write_uc_addr_list(netdev);
3261 if (count < 0) {
3262 fctrl |= IXGBE_FCTRL_UPE;
3263 vmolr |= IXGBE_VMOLR_ROPE;
3264 }
9a799d71
AK		 3265 }
3266
2850062a 3267 if (adapter->num_vfs) {
1cdd1ec8 3268 ixgbe_restore_vf_multicasts(adapter);
2850062a
AD		 3269 vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(adapter->num_vfs)) &
3270 ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE |
3271 IXGBE_VMOLR_ROPE);
3272 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(adapter->num_vfs), vmolr);
3273 }
3274
3275 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
9a799d71
AK		 3276}
3277
021230d4
AV		 3278static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
3279{
3280 int q_idx;
3281 struct ixgbe_q_vector *q_vector;
3282 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3283
3284 /* legacy and MSI only use one vector */
3285 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3286 q_vectors = 1;
3287
3288 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
f0848276 3289 struct napi_struct *napi;
7a921c93 3290 q_vector = adapter->q_vector[q_idx];
f0848276 3291 napi = &q_vector->napi;
91281fd3
AD		 3292 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3293 if (!q_vector->rxr_count || !q_vector->txr_count) {
3294 if (q_vector->txr_count == 1)
3295 napi->poll = &ixgbe_clean_txonly;
3296 else if (q_vector->rxr_count == 1)
3297 napi->poll = &ixgbe_clean_rxonly;
3298 }
3299 }
f0848276
JB		 3300
3301 napi_enable(napi);
021230d4
AV		 3302 }
3303}
3304
3305static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
3306{
3307 int q_idx;
3308 struct ixgbe_q_vector *q_vector;
3309 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3310
3311 /* legacy and MSI only use one vector */
3312 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3313 q_vectors = 1;
3314
3315 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
7a921c93 3316 q_vector = adapter->q_vector[q_idx];
021230d4
AV		 3317 napi_disable(&q_vector->napi);
3318 }
3319}
3320
7a6b6f51 3321#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 3322/*
3323 * ixgbe_configure_dcb - Configure DCB hardware
3324 * @adapter: ixgbe adapter struct
3325 *
3326 * This is called by the driver on open to configure the DCB hardware.
3327 * This is also called by the gennetlink interface when reconfiguring
3328 * the DCB state.
3329 */
3330static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
3331{
3332 struct ixgbe_hw *hw = &adapter->hw;
5f6c0181 3333 u32 txdctl;
2f90b865
AD		 3334 int i, j;
3335
67ebd791
AD		 3336 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) {
3337 if (hw->mac.type == ixgbe_mac_82598EB)
3338 netif_set_gso_max_size(adapter->netdev, 65536);
3339 return;
3340 }
3341
3342 if (hw->mac.type == ixgbe_mac_82598EB)
3343 netif_set_gso_max_size(adapter->netdev, 32768);
3344
2f90b865
AD		 3345 ixgbe_dcb_check_config(&adapter->dcb_cfg);
3346 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_TX_CONFIG);
3347 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_RX_CONFIG);
3348
3349 /* reconfigure the hardware */
3350 ixgbe_dcb_hw_config(&adapter->hw, &adapter->dcb_cfg);
3351
3352 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3353 j = adapter->tx_ring[i]->reg_idx;
2f90b865
AD		 3354 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3355 /* PThresh workaround for Tx hang with DFP enabled. */
3356 txdctl |= 32;
3357 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
3358 }
3359 /* Enable VLAN tag insert/strip */
5f6c0181
JB		 3360 ixgbe_vlan_filter_enable(adapter);
3361
2f90b865
AD		 3362 hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true);
3363}
3364
3365#endif
9a799d71
AK		 3366static void ixgbe_configure(struct ixgbe_adapter *adapter)
3367{
3368 struct net_device *netdev = adapter->netdev;
c4cf55e5 3369 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 3370 int i;
3371
2c5645cf 3372 ixgbe_set_rx_mode(netdev);
9a799d71
AK		 3373
3374 ixgbe_restore_vlan(adapter);
7a6b6f51 3375#ifdef CONFIG_IXGBE_DCB
67ebd791 3376 ixgbe_configure_dcb(adapter);
2f90b865 3377#endif
9a799d71 3378
eacd73f7
YZ		 3379#ifdef IXGBE_FCOE
3380 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
3381 ixgbe_configure_fcoe(adapter);
3382
3383#endif /* IXGBE_FCOE */
c4cf55e5
PWJ		 3384 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
3385 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 3386 adapter->tx_ring[i]->atr_sample_rate =
e8e9f696 3387 adapter->atr_sample_rate;
c4cf55e5
PWJ		 3388 ixgbe_init_fdir_signature_82599(hw, adapter->fdir_pballoc);
3389 } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
3390 ixgbe_init_fdir_perfect_82599(hw, adapter->fdir_pballoc);
3391 }
933d41f1 3392 ixgbe_configure_virtualization(adapter);
c4cf55e5 3393
9a799d71
AK		 3394 ixgbe_configure_tx(adapter);
3395 ixgbe_configure_rx(adapter);
9a799d71
AK		 3396}
3397
e8e26350
PW		 3398static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw)
3399{
3400 switch (hw->phy.type) {
3401 case ixgbe_phy_sfp_avago:
3402 case ixgbe_phy_sfp_ftl:
3403 case ixgbe_phy_sfp_intel:
3404 case ixgbe_phy_sfp_unknown:
ea0a04df
DS		 3405 case ixgbe_phy_sfp_passive_tyco:
3406 case ixgbe_phy_sfp_passive_unknown:
3407 case ixgbe_phy_sfp_active_unknown:
3408 case ixgbe_phy_sfp_ftl_active:
e8e26350
PW		 3409 return true;
3410 default:
3411 return false;
3412 }
3413}
3414
0ecc061d 3415/**
e8e26350
PW		 3416 * ixgbe_sfp_link_config - set up SFP+ link
3417 * @adapter: pointer to private adapter struct
3418 **/
3419static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter)
3420{
3421 struct ixgbe_hw *hw = &adapter->hw;
3422
3423 if (hw->phy.multispeed_fiber) {
3424 /*
3425 * In multispeed fiber setups, the device may not have
3426 * had a physical connection when the driver loaded.
3427 * If that's the case, the initial link configuration
3428 * couldn't get the MAC into 10G or 1G mode, so we'll
3429 * never have a link status change interrupt fire.
3430 * We need to try and force an autonegotiation
3431 * session, then bring up link.
3432 */
3433 hw->mac.ops.setup_sfp(hw);
3434 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK))
3435 schedule_work(&adapter->multispeed_fiber_task);
3436 } else {
3437 /*
3438 * Direct Attach Cu and non-multispeed fiber modules
3439 * still need to be configured properly prior to
3440 * attempting link.
3441 */
3442 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_MOD_TASK))
3443 schedule_work(&adapter->sfp_config_module_task);
3444 }
3445}
3446
3447/**
3448 * ixgbe_non_sfp_link_config - set up non-SFP+ link
0ecc061d
PWJ		 3449 * @hw: pointer to private hardware struct
3450 *
3451 * Returns 0 on success, negative on failure
3452 **/
e8e26350 3453static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw)
0ecc061d
PWJ		 3454{
3455 u32 autoneg;
8620a103 3456 bool negotiation, link_up = false;
0ecc061d
PWJ		 3457 u32 ret = IXGBE_ERR_LINK_SETUP;
3458
3459 if (hw->mac.ops.check_link)
3460 ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
3461
3462 if (ret)
3463 goto link_cfg_out;
3464
3465 if (hw->mac.ops.get_link_capabilities)
e8e9f696
JP		 3466 ret = hw->mac.ops.get_link_capabilities(hw, &autoneg,
3467 &negotiation);
0ecc061d
PWJ		 3468 if (ret)
3469 goto link_cfg_out;
3470
8620a103
MC		 3471 if (hw->mac.ops.setup_link)
3472 ret = hw->mac.ops.setup_link(hw, autoneg, negotiation, link_up);
0ecc061d
PWJ		 3473link_cfg_out:
3474 return ret;
3475}
3476
a34bcfff 3477static void ixgbe_setup_gpie(struct ixgbe_adapter *adapter)
9a799d71 3478{
9a799d71 3479 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 3480 u32 gpie = 0;
9a799d71 3481
9b471446 3482 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
a34bcfff
AD		 3483 gpie = IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
3484 IXGBE_GPIE_OCD;
3485 gpie |= IXGBE_GPIE_EIAME;
9b471446
JB		 3486 /*
3487 * use EIAM to auto-mask when MSI-X interrupt is asserted
3488 * this saves a register write for every interrupt
3489 */
3490 switch (hw->mac.type) {
3491 case ixgbe_mac_82598EB:
3492 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3493 break;
3494 default:
3495 case ixgbe_mac_82599EB:
3496 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
3497 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
3498 break;
3499 }
3500 } else {
021230d4
AV		 3501 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
3502 * specifically only auto mask tx and rx interrupts */
3503 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3504 }
9a799d71 3505
a34bcfff
AD		 3506 /* XXX: to interrupt immediately for EICS writes, enable this */
3507 /* gpie |= IXGBE_GPIE_EIMEN; */
3508
3509 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3510 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
3511 gpie |= IXGBE_GPIE_VTMODE_64;
119fc60a
MC		 3512 }
3513
a34bcfff
AD		 3514 /* Enable fan failure interrupt */
3515 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
0befdb3e 3516 gpie |= IXGBE_SDP1_GPIEN;
0befdb3e 3517
a34bcfff 3518 if (hw->mac.type == ixgbe_mac_82599EB)
e8e26350
PW		 3519 gpie |= IXGBE_SDP1_GPIEN;
3520 gpie |= IXGBE_SDP2_GPIEN;
a34bcfff
AD		 3521
3522 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3523}
3524
3525static int ixgbe_up_complete(struct ixgbe_adapter *adapter)
3526{
3527 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 3528 int err;
a34bcfff
AD		 3529 u32 ctrl_ext;
3530
3531 ixgbe_get_hw_control(adapter);
3532 ixgbe_setup_gpie(adapter);
e8e26350 3533
9a799d71
AK		 3534 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
3535 ixgbe_configure_msix(adapter);
3536 else
3537 ixgbe_configure_msi_and_legacy(adapter);
3538
61fac744
PW		 3539 /* enable the optics */
3540 if (hw->phy.multispeed_fiber)
3541 hw->mac.ops.enable_tx_laser(hw);
3542
9a799d71 3543 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 3544 ixgbe_napi_enable_all(adapter);
3545
3546 /* clear any pending interrupts, may auto mask */
3547 IXGBE_READ_REG(hw, IXGBE_EICR);
9a799d71
AK		 3548 ixgbe_irq_enable(adapter);
3549
bf069c97
DS		 3550 /*
3551 * If this adapter has a fan, check to see if we had a failure
3552 * before we enabled the interrupt.
3553 */
3554 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
3555 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
3556 if (esdp & IXGBE_ESDP_SDP1)
396e799c 3557 e_crit(drv, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 3558 }
3559
e8e26350
PW		 3560 /*
3561 * For hot-pluggable SFP+ devices, a new SFP+ module may have
19343de2
DS		 3562 * arrived before interrupts were enabled but after probe. Such
3563 * devices wouldn't have their type identified yet. We need to
3564 * kick off the SFP+ module setup first, then try to bring up link.
e8e26350
PW		 3565 * If we're not hot-pluggable SFP+, we just need to configure link
3566 * and bring it up.
3567 */
19343de2
DS		 3568 if (hw->phy.type == ixgbe_phy_unknown) {
3569 err = hw->phy.ops.identify(hw);
3570 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
5da43c1a
DS		 3571 /*
3572 * Take the device down and schedule the sfp tasklet
3573 * which will unregister_netdev and log it.
3574 */
19343de2 3575 ixgbe_down(adapter);
5da43c1a 3576 schedule_work(&adapter->sfp_config_module_task);
19343de2
DS		 3577 return err;
3578 }
e8e26350
PW		 3579 }
3580
3581 if (ixgbe_is_sfp(hw)) {
3582 ixgbe_sfp_link_config(adapter);
3583 } else {
3584 err = ixgbe_non_sfp_link_config(hw);
3585 if (err)
396e799c 3586 e_err(probe, "link_config FAILED %d\n", err);
e8e26350 3587 }
0ecc061d 3588
1da100bb 3589 /* enable transmits */
477de6ed 3590 netif_tx_start_all_queues(adapter->netdev);
1da100bb 3591
9a799d71
AK		 3592 /* bring the link up in the watchdog, this could race with our first
3593 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 3594 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
3595 adapter->link_check_timeout = jiffies;
9a799d71 3596 mod_timer(&adapter->watchdog_timer, jiffies);
c9205697
GR		 3597
3598 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
3599 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
3600 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
3601 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
3602
9a799d71
AK		 3603 return 0;
3604}
3605
d4f80882
AV		 3606void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
3607{
3608 WARN_ON(in_interrupt());
3609 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
3610 msleep(1);
3611 ixgbe_down(adapter);
5809a1ae
GR		 3612 /*
3613 * If SR-IOV enabled then wait a bit before bringing the adapter
3614 * back up to give the VFs time to respond to the reset. The
3615 * two second wait is based upon the watchdog timer cycle in
3616 * the VF driver.
3617 */
3618 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3619 msleep(2000);
d4f80882
AV		 3620 ixgbe_up(adapter);
3621 clear_bit(__IXGBE_RESETTING, &adapter->state);
3622}
3623
9a799d71
AK		 3624int ixgbe_up(struct ixgbe_adapter *adapter)
3625{
3626 /* hardware has been reset, we need to reload some things */
3627 ixgbe_configure(adapter);
3628
3629 return ixgbe_up_complete(adapter);
3630}
3631
3632void ixgbe_reset(struct ixgbe_adapter *adapter)
3633{
c44ade9e 3634 struct ixgbe_hw *hw = &adapter->hw;
8ca783ab
DS		 3635 int err;
3636
3637 err = hw->mac.ops.init_hw(hw);
da4dd0f7
PWJ		 3638 switch (err) {
3639 case 0:
3640 case IXGBE_ERR_SFP_NOT_PRESENT:
3641 break;
3642 case IXGBE_ERR_MASTER_REQUESTS_PENDING:
849c4542 3643 e_dev_err("master disable timed out\n");
da4dd0f7 3644 break;
794caeb2
PWJ		 3645 case IXGBE_ERR_EEPROM_VERSION:
3646 /* We are running on a pre-production device, log a warning */
849c4542
ET		 3647 e_dev_warn("This device is a pre-production adapter/LOM. "
3648 "Please be aware there may be issuesassociated with "
3649 "your hardware. If you are experiencing problems "
3650 "please contact your Intel or hardware "
3651 "representative who provided you with this "
3652 "hardware.\n");
794caeb2 3653 break;
da4dd0f7 3654 default:
849c4542 3655 e_dev_err("Hardware Error: %d\n", err);
da4dd0f7 3656 }
9a799d71
AK		 3657
3658 /* reprogram the RAR[0] in case user changed it. */
1cdd1ec8
GR		 3659 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
3660 IXGBE_RAH_AV);
9a799d71
AK		 3661}
3662
9a799d71
AK		 3663/**
3664 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
3665 * @adapter: board private structure
3666 * @rx_ring: ring to free buffers from
3667 **/
3668static void ixgbe_clean_rx_ring(struct ixgbe_adapter *adapter,
e8e9f696 3669 struct ixgbe_ring *rx_ring)
9a799d71
AK		 3670{
3671 struct pci_dev *pdev = adapter->pdev;
3672 unsigned long size;
3673 unsigned int i;
3674
84418e3b
AD		 3675 /* ring already cleared, nothing to do */
3676 if (!rx_ring->rx_buffer_info)
3677 return;
9a799d71 3678
84418e3b 3679 /* Free all the Rx ring sk_buffs */
9a799d71
AK		 3680 for (i = 0; i < rx_ring->count; i++) {
3681 struct ixgbe_rx_buffer *rx_buffer_info;
3682
3683 rx_buffer_info = &rx_ring->rx_buffer_info[i];
3684 if (rx_buffer_info->dma) {
1b507730 3685 dma_unmap_single(&pdev->dev, rx_buffer_info->dma,
e8e9f696 3686 rx_ring->rx_buf_len,
1b507730 3687 DMA_FROM_DEVICE);
9a799d71
AK		 3688 rx_buffer_info->dma = 0;
3689 }
3690 if (rx_buffer_info->skb) {
f8212f97 3691 struct sk_buff *skb = rx_buffer_info->skb;
9a799d71 3692 rx_buffer_info->skb = NULL;
f8212f97
AD		 3693 do {
3694 struct sk_buff *this = skb;
e8171aaa 3695 if (IXGBE_RSC_CB(this)->delay_unmap) {
1b507730
NN		 3696 dma_unmap_single(&pdev->dev,
3697 IXGBE_RSC_CB(this)->dma,
e8e9f696 3698 rx_ring->rx_buf_len,
1b507730 3699 DMA_FROM_DEVICE);
fd3686a8 3700 IXGBE_RSC_CB(this)->dma = 0;
e8171aaa 3701 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 3702 }
f8212f97
AD		 3703 skb = skb->prev;
3704 dev_kfree_skb(this);
3705 } while (skb);
9a799d71
AK		 3706 }
3707 if (!rx_buffer_info->page)
3708 continue;
4f57ca6e 3709 if (rx_buffer_info->page_dma) {
1b507730
NN		 3710 dma_unmap_page(&pdev->dev, rx_buffer_info->page_dma,
3711 PAGE_SIZE / 2, DMA_FROM_DEVICE);
4f57ca6e
JB		 3712 rx_buffer_info->page_dma = 0;
3713 }
9a799d71
AK		 3714 put_page(rx_buffer_info->page);
3715 rx_buffer_info->page = NULL;
762f4c57 3716 rx_buffer_info->page_offset = 0;
9a799d71
AK		 3717 }
3718
3719 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
3720 memset(rx_ring->rx_buffer_info, 0, size);
3721
3722 /* Zero out the descriptor ring */
3723 memset(rx_ring->desc, 0, rx_ring->size);
3724
3725 rx_ring->next_to_clean = 0;
3726 rx_ring->next_to_use = 0;
3727
9891ca7c
JB		 3728 if (rx_ring->head)
3729 writel(0, adapter->hw.hw_addr + rx_ring->head);
3730 if (rx_ring->tail)
3731 writel(0, adapter->hw.hw_addr + rx_ring->tail);
9a799d71
AK		 3732}
3733
3734/**
3735 * ixgbe_clean_tx_ring - Free Tx Buffers
3736 * @adapter: board private structure
3737 * @tx_ring: ring to be cleaned
3738 **/
3739static void ixgbe_clean_tx_ring(struct ixgbe_adapter *adapter,
e8e9f696 3740 struct ixgbe_ring *tx_ring)
9a799d71
AK		 3741{
3742 struct ixgbe_tx_buffer *tx_buffer_info;
3743 unsigned long size;
3744 unsigned int i;
3745
84418e3b
AD		 3746 /* ring already cleared, nothing to do */
3747 if (!tx_ring->tx_buffer_info)
3748 return;
9a799d71 3749
84418e3b 3750 /* Free all the Tx ring sk_buffs */
9a799d71
AK		 3751 for (i = 0; i < tx_ring->count; i++) {
3752 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3753 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
3754 }
3755
3756 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
3757 memset(tx_ring->tx_buffer_info, 0, size);
3758
3759 /* Zero out the descriptor ring */
3760 memset(tx_ring->desc, 0, tx_ring->size);
3761
3762 tx_ring->next_to_use = 0;
3763 tx_ring->next_to_clean = 0;
3764
9891ca7c
JB		 3765 if (tx_ring->head)
3766 writel(0, adapter->hw.hw_addr + tx_ring->head);
3767 if (tx_ring->tail)
3768 writel(0, adapter->hw.hw_addr + tx_ring->tail);
9a799d71
AK		 3769}
3770
3771/**
021230d4 3772 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 3773 * @adapter: board private structure
3774 **/
021230d4 3775static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3776{
3777 int i;
3778
021230d4 3779 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 3780 ixgbe_clean_rx_ring(adapter, adapter->rx_ring[i]);
9a799d71
AK		 3781}
3782
3783/**
021230d4 3784 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 3785 * @adapter: board private structure
3786 **/
021230d4 3787static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3788{
3789 int i;
3790
021230d4 3791 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 3792 ixgbe_clean_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 3793}
3794
3795void ixgbe_down(struct ixgbe_adapter *adapter)
3796{
3797 struct net_device *netdev = adapter->netdev;
7f821875 3798 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 3799 u32 rxctrl;
7f821875
JB		 3800 u32 txdctl;
3801 int i, j;
9a799d71
AK		 3802
3803 /* signal that we are down to the interrupt handler */
3804 set_bit(__IXGBE_DOWN, &adapter->state);
3805
767081ad
GR		 3806 /* disable receive for all VFs and wait one second */
3807 if (adapter->num_vfs) {
767081ad
GR		 3808 /* ping all the active vfs to let them know we are going down */
3809 ixgbe_ping_all_vfs(adapter);
581d1aa7 3810
767081ad
GR		 3811 /* Disable all VFTE/VFRE TX/RX */
3812 ixgbe_disable_tx_rx(adapter);
581d1aa7
GR		 3813
3814 /* Mark all the VFs as inactive */
3815 for (i = 0 ; i < adapter->num_vfs; i++)
3816 adapter->vfinfo[i].clear_to_send = 0;
767081ad
GR		 3817 }
3818
9a799d71 3819 /* disable receives */
7f821875
JB		 3820 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3821 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71 3822
7f821875 3823 IXGBE_WRITE_FLUSH(hw);
9a799d71
AK		 3824 msleep(10);
3825
7f821875
JB		 3826 netif_tx_stop_all_queues(netdev);
3827
0a1f87cb
DS		 3828 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
3829 del_timer_sync(&adapter->sfp_timer);
9a799d71 3830 del_timer_sync(&adapter->watchdog_timer);
cf8280ee 3831 cancel_work_sync(&adapter->watchdog_task);
9a799d71 3832
c0dfb90e
JF		 3833 netif_carrier_off(netdev);
3834 netif_tx_disable(netdev);
3835
3836 ixgbe_irq_disable(adapter);
3837
3838 ixgbe_napi_disable_all(adapter);
3839
c4cf55e5
PWJ		 3840 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3841 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
3842 cancel_work_sync(&adapter->fdir_reinit_task);
3843
119fc60a
MC		 3844 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
3845 cancel_work_sync(&adapter->check_overtemp_task);
3846
7f821875
JB		 3847 /* disable transmits in the hardware now that interrupts are off */
3848 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3849 j = adapter->tx_ring[i]->reg_idx;
7f821875
JB		 3850 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3851 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j),
e8e9f696 3852 (txdctl & ~IXGBE_TXDCTL_ENABLE));
7f821875 3853 }
88512539
PW		 3854 /* Disable the Tx DMA engine on 82599 */
3855 if (hw->mac.type == ixgbe_mac_82599EB)
3856 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL,
e8e9f696
JP		 3857 (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) &
3858 ~IXGBE_DMATXCTL_TE));
7f821875 3859
9f756f01
JF		 3860 /* power down the optics */
3861 if (hw->phy.multispeed_fiber)
3862 hw->mac.ops.disable_tx_laser(hw);
3863
9a713e7c
PW		 3864 /* clear n-tuple filters that are cached */
3865 ethtool_ntuple_flush(netdev);
3866
6f4a0e45
PL		 3867 if (!pci_channel_offline(adapter->pdev))
3868 ixgbe_reset(adapter);
9a799d71
AK		 3869 ixgbe_clean_all_tx_rings(adapter);
3870 ixgbe_clean_all_rx_rings(adapter);
3871
5dd2d332 3872#ifdef CONFIG_IXGBE_DCA
96b0e0f6 3873 /* since we reset the hardware DCA settings were cleared */
e35ec126 3874 ixgbe_setup_dca(adapter);
96b0e0f6 3875#endif
9a799d71
AK		 3876}
3877
9a799d71 3878/**
021230d4
AV		 3879 * ixgbe_poll - NAPI Rx polling callback
3880 * @napi: structure for representing this polling device
3881 * @budget: how many packets driver is allowed to clean
3882 *
3883 * This function is used for legacy and MSI, NAPI mode
9a799d71 3884 **/
021230d4 3885static int ixgbe_poll(struct napi_struct *napi, int budget)
9a799d71 3886{
9a1a69ad 3887 struct ixgbe_q_vector *q_vector =
e8e9f696 3888 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 3889 struct ixgbe_adapter *adapter = q_vector->adapter;
9a1a69ad 3890 int tx_clean_complete, work_done = 0;
9a799d71 3891
5dd2d332 3892#ifdef CONFIG_IXGBE_DCA
bd0362dd 3893 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
4a0b9ca0
PW		 3894 ixgbe_update_tx_dca(adapter, adapter->tx_ring[0]);
3895 ixgbe_update_rx_dca(adapter, adapter->rx_ring[0]);
bd0362dd
JC		 3896 }
3897#endif
3898
4a0b9ca0
PW		 3899 tx_clean_complete = ixgbe_clean_tx_irq(q_vector, adapter->tx_ring[0]);
3900 ixgbe_clean_rx_irq(q_vector, adapter->rx_ring[0], &work_done, budget);
9a799d71 3901
9a1a69ad 3902 if (!tx_clean_complete)
d2c7ddd6
DM		 3903 work_done = budget;
3904
53e52c72
DM		 3905 /* If budget not fully consumed, exit the polling mode */
3906 if (work_done < budget) {
288379f0 3907 napi_complete(napi);
f7554a2b 3908 if (adapter->rx_itr_setting & 1)
f494e8fa 3909 ixgbe_set_itr(adapter);
d4f80882 3910 if (!test_bit(__IXGBE_DOWN, &adapter->state))
835462fc 3911 ixgbe_irq_enable_queues(adapter, IXGBE_EIMS_RTX_QUEUE);
9a799d71 3912 }
9a799d71
AK		 3913 return work_done;
3914}
3915
3916/**
3917 * ixgbe_tx_timeout - Respond to a Tx Hang
3918 * @netdev: network interface device structure
3919 **/
3920static void ixgbe_tx_timeout(struct net_device *netdev)
3921{
3922 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3923
3924 /* Do the reset outside of interrupt context */
3925 schedule_work(&adapter->reset_task);
3926}
3927
3928static void ixgbe_reset_task(struct work_struct *work)
3929{
3930 struct ixgbe_adapter *adapter;
3931 adapter = container_of(work, struct ixgbe_adapter, reset_task);
3932
2f90b865
AD		 3933 /* If we're already down or resetting, just bail */
3934 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
3935 test_bit(__IXGBE_RESETTING, &adapter->state))
3936 return;
3937
9a799d71
AK		 3938 adapter->tx_timeout_count++;
3939
dcd79aeb
TI		 3940 ixgbe_dump(adapter);
3941 netdev_err(adapter->netdev, "Reset adapter\n");
d4f80882 3942 ixgbe_reinit_locked(adapter);
9a799d71
AK		 3943}
3944
bc97114d
PWJ		 3945#ifdef CONFIG_IXGBE_DCB
3946static inline bool ixgbe_set_dcb_queues(struct ixgbe_adapter *adapter)
b9804972 3947{
bc97114d 3948 bool ret = false;
0cefafad 3949 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_DCB];
b9804972 3950
0cefafad
JB		 3951 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
3952 return ret;
3953
3954 f->mask = 0x7 << 3;
3955 adapter->num_rx_queues = f->indices;
3956 adapter->num_tx_queues = f->indices;
3957 ret = true;
2f90b865 3958
bc97114d
PWJ		 3959 return ret;
3960}
3961#endif
3962
4df10466
JB		 3963/**
3964 * ixgbe_set_rss_queues: Allocate queues for RSS
3965 * @adapter: board private structure to initialize
3966 *
3967 * This is our "base" multiqueue mode. RSS (Receive Side Scaling) will try
3968 * to allocate one Rx queue per CPU, and if available, one Tx queue per CPU.
3969 *
3970 **/
bc97114d
PWJ		 3971static inline bool ixgbe_set_rss_queues(struct ixgbe_adapter *adapter)
3972{
3973 bool ret = false;
0cefafad 3974 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_RSS];
bc97114d
PWJ		 3975
3976 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
0cefafad
JB		 3977 f->mask = 0xF;
3978 adapter->num_rx_queues = f->indices;
3979 adapter->num_tx_queues = f->indices;
bc97114d
PWJ		 3980 ret = true;
3981 } else {
bc97114d 3982 ret = false;
b9804972
JB		 3983 }
3984
bc97114d
PWJ		 3985 return ret;
3986}
3987
c4cf55e5
PWJ		 3988/**
3989 * ixgbe_set_fdir_queues: Allocate queues for Flow Director
3990 * @adapter: board private structure to initialize
3991 *
3992 * Flow Director is an advanced Rx filter, attempting to get Rx flows back
3993 * to the original CPU that initiated the Tx session. This runs in addition
3994 * to RSS, so if a packet doesn't match an FDIR filter, we can still spread the
3995 * Rx load across CPUs using RSS.
3996 *
3997 **/
e8e9f696 3998static inline bool ixgbe_set_fdir_queues(struct ixgbe_adapter *adapter)
c4cf55e5
PWJ		 3999{
4000 bool ret = false;
4001 struct ixgbe_ring_feature *f_fdir = &adapter->ring_feature[RING_F_FDIR];
4002
4003 f_fdir->indices = min((int)num_online_cpus(), f_fdir->indices);
4004 f_fdir->mask = 0;
4005
4006 /* Flow Director must have RSS enabled */
4007 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED &&
4008 ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
4009 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)))) {
4010 adapter->num_tx_queues = f_fdir->indices;
4011 adapter->num_rx_queues = f_fdir->indices;
4012 ret = true;
4013 } else {
4014 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
4015 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4016 }
4017 return ret;
4018}
4019
0331a832
YZ		 4020#ifdef IXGBE_FCOE
4021/**
4022 * ixgbe_set_fcoe_queues: Allocate queues for Fiber Channel over Ethernet (FCoE)
4023 * @adapter: board private structure to initialize
4024 *
4025 * FCoE RX FCRETA can use up to 8 rx queues for up to 8 different exchanges.
4026 * The ring feature mask is not used as a mask for FCoE, as it can take any 8
4027 * rx queues out of the max number of rx queues, instead, it is used as the
4028 * index of the first rx queue used by FCoE.
4029 *
4030 **/
4031static inline bool ixgbe_set_fcoe_queues(struct ixgbe_adapter *adapter)
4032{
4033 bool ret = false;
4034 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
4035
4036 f->indices = min((int)num_online_cpus(), f->indices);
4037 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
8de8b2e6
YZ		 4038 adapter->num_rx_queues = 1;
4039 adapter->num_tx_queues = 1;
0331a832
YZ		 4040#ifdef CONFIG_IXGBE_DCB
4041 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
396e799c 4042 e_info(probe, "FCoE enabled with DCB\n");
0331a832
YZ		 4043 ixgbe_set_dcb_queues(adapter);
4044 }
4045#endif
4046 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
396e799c 4047 e_info(probe, "FCoE enabled with RSS\n");
8faa2a78
YZ		 4048 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4049 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
4050 ixgbe_set_fdir_queues(adapter);
4051 else
4052 ixgbe_set_rss_queues(adapter);
0331a832
YZ		 4053 }
4054 /* adding FCoE rx rings to the end */
4055 f->mask = adapter->num_rx_queues;
4056 adapter->num_rx_queues += f->indices;
8de8b2e6 4057 adapter->num_tx_queues += f->indices;
0331a832
YZ		 4058
4059 ret = true;
4060 }
4061
4062 return ret;
4063}
4064
4065#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4066/**
4067 * ixgbe_set_sriov_queues: Allocate queues for IOV use
4068 * @adapter: board private structure to initialize
4069 *
4070 * IOV doesn't actually use anything, so just NAK the
4071 * request for now and let the other queue routines
4072 * figure out what to do.
4073 */
4074static inline bool ixgbe_set_sriov_queues(struct ixgbe_adapter *adapter)
4075{
4076 return false;
4077}
4078
4df10466
JB		 4079/*
4080 * ixgbe_set_num_queues: Allocate queues for device, feature dependant
4081 * @adapter: board private structure to initialize
4082 *
4083 * This is the top level queue allocation routine. The order here is very
4084 * important, starting with the "most" number of features turned on at once,
4085 * and ending with the smallest set of features. This way large combinations
4086 * can be allocated if they're turned on, and smaller combinations are the
4087 * fallthrough conditions.
4088 *
4089 **/
bc97114d
PWJ		 4090static void ixgbe_set_num_queues(struct ixgbe_adapter *adapter)
4091{
1cdd1ec8
GR		 4092 /* Start with base case */
4093 adapter->num_rx_queues = 1;
4094 adapter->num_tx_queues = 1;
4095 adapter->num_rx_pools = adapter->num_rx_queues;
4096 adapter->num_rx_queues_per_pool = 1;
4097
4098 if (ixgbe_set_sriov_queues(adapter))
4099 return;
4100
0331a832
YZ		 4101#ifdef IXGBE_FCOE
4102 if (ixgbe_set_fcoe_queues(adapter))
4103 goto done;
4104
4105#endif /* IXGBE_FCOE */
bc97114d
PWJ		 4106#ifdef CONFIG_IXGBE_DCB
4107 if (ixgbe_set_dcb_queues(adapter))
af22ab1b 4108 goto done;
bc97114d
PWJ		 4109
4110#endif
c4cf55e5
PWJ		 4111 if (ixgbe_set_fdir_queues(adapter))
4112 goto done;
4113
bc97114d 4114 if (ixgbe_set_rss_queues(adapter))
af22ab1b
WF		 4115 goto done;
4116
4117 /* fallback to base case */
4118 adapter->num_rx_queues = 1;
4119 adapter->num_tx_queues = 1;
4120
4121done:
4122 /* Notify the stack of the (possibly) reduced Tx Queue count. */
f0796d5c 4123 netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues);
b9804972
JB		 4124}
4125
021230d4 4126static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
e8e9f696 4127 int vectors)
021230d4
AV		 4128{
4129 int err, vector_threshold;
4130
4131 /* We'll want at least 3 (vector_threshold):
4132 * 1) TxQ[0] Cleanup
4133 * 2) RxQ[0] Cleanup
4134 * 3) Other (Link Status Change, etc.)
4135 * 4) TCP Timer (optional)
4136 */
4137 vector_threshold = MIN_MSIX_COUNT;
4138
4139 /* The more we get, the more we will assign to Tx/Rx Cleanup
4140 * for the separate queues...where Rx Cleanup >= Tx Cleanup.
4141 * Right now, we simply care about how many we'll get; we'll
4142 * set them up later while requesting irq's.
4143 */
4144 while (vectors >= vector_threshold) {
4145 err = pci_enable_msix(adapter->pdev, adapter->msix_entries,
e8e9f696 4146 vectors);
021230d4
AV		 4147 if (!err) /* Success in acquiring all requested vectors. */
4148 break;
4149 else if (err < 0)
4150 vectors = 0; /* Nasty failure, quit now */
4151 else /* err == number of vectors we should try again with */
4152 vectors = err;
4153 }
4154
4155 if (vectors < vector_threshold) {
4156 /* Can't allocate enough MSI-X interrupts? Oh well.
4157 * This just means we'll go with either a single MSI
4158 * vector or fall back to legacy interrupts.
4159 */
849c4542
ET		 4160 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4161 "Unable to allocate MSI-X interrupts\n");
021230d4
AV		 4162 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4163 kfree(adapter->msix_entries);
4164 adapter->msix_entries = NULL;
021230d4
AV		 4165 } else {
4166 adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
eb7f139c
PWJ		 4167 /*
4168 * Adjust for only the vectors we'll use, which is minimum
4169 * of max_msix_q_vectors + NON_Q_VECTORS, or the number of
4170 * vectors we were allocated.
4171 */
4172 adapter->num_msix_vectors = min(vectors,
e8e9f696 4173 adapter->max_msix_q_vectors + NON_Q_VECTORS);
021230d4
AV		 4174 }
4175}
4176
021230d4 4177/**
bc97114d 4178 * ixgbe_cache_ring_rss - Descriptor ring to register mapping for RSS
021230d4
AV		 4179 * @adapter: board private structure to initialize
4180 *
bc97114d
PWJ		 4181 * Cache the descriptor ring offsets for RSS to the assigned rings.
4182 *
021230d4 4183 **/
bc97114d 4184static inline bool ixgbe_cache_ring_rss(struct ixgbe_adapter *adapter)
021230d4 4185{
bc97114d
PWJ		 4186 int i;
4187 bool ret = false;
4188
4189 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
4190 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4191 adapter->rx_ring[i]->reg_idx = i;
bc97114d 4192 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4193 adapter->tx_ring[i]->reg_idx = i;
bc97114d
PWJ		 4194 ret = true;
4195 } else {
4196 ret = false;
4197 }
4198
4199 return ret;
4200}
4201
4202#ifdef CONFIG_IXGBE_DCB
4203/**
4204 * ixgbe_cache_ring_dcb - Descriptor ring to register mapping for DCB
4205 * @adapter: board private structure to initialize
4206 *
4207 * Cache the descriptor ring offsets for DCB to the assigned rings.
4208 *
4209 **/
4210static inline bool ixgbe_cache_ring_dcb(struct ixgbe_adapter *adapter)
4211{
4212 int i;
4213 bool ret = false;
4214 int dcb_i = adapter->ring_feature[RING_F_DCB].indices;
4215
4216 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
4217 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2f90b865
AD		 4218 /* the number of queues is assumed to be symmetric */
4219 for (i = 0; i < dcb_i; i++) {
4a0b9ca0
PW		 4220 adapter->rx_ring[i]->reg_idx = i << 3;
4221 adapter->tx_ring[i]->reg_idx = i << 2;
2f90b865 4222 }
bc97114d 4223 ret = true;
e8e26350 4224 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
f92ef202
PW		 4225 if (dcb_i == 8) {
4226 /*
4227 * Tx TC0 starts at: descriptor queue 0
4228 * Tx TC1 starts at: descriptor queue 32
4229 * Tx TC2 starts at: descriptor queue 64
4230 * Tx TC3 starts at: descriptor queue 80
4231 * Tx TC4 starts at: descriptor queue 96
4232 * Tx TC5 starts at: descriptor queue 104
4233 * Tx TC6 starts at: descriptor queue 112
4234 * Tx TC7 starts at: descriptor queue 120
4235 *
4236 * Rx TC0-TC7 are offset by 16 queues each
4237 */
4238 for (i = 0; i < 3; i++) {
4a0b9ca0
PW		 4239 adapter->tx_ring[i]->reg_idx = i << 5;
4240 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4241 }
4242 for ( ; i < 5; i++) {
4a0b9ca0 4243 adapter->tx_ring[i]->reg_idx =
e8e9f696 4244 ((i + 2) << 4);
4a0b9ca0 4245 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4246 }
4247 for ( ; i < dcb_i; i++) {
4a0b9ca0 4248 adapter->tx_ring[i]->reg_idx =
e8e9f696 4249 ((i + 8) << 3);
4a0b9ca0 4250 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4251 }
4252
4253 ret = true;
4254 } else if (dcb_i == 4) {
4255 /*
4256 * Tx TC0 starts at: descriptor queue 0
4257 * Tx TC1 starts at: descriptor queue 64
4258 * Tx TC2 starts at: descriptor queue 96
4259 * Tx TC3 starts at: descriptor queue 112
4260 *
4261 * Rx TC0-TC3 are offset by 32 queues each
4262 */
4a0b9ca0
PW		 4263 adapter->tx_ring[0]->reg_idx = 0;
4264 adapter->tx_ring[1]->reg_idx = 64;
4265 adapter->tx_ring[2]->reg_idx = 96;
4266 adapter->tx_ring[3]->reg_idx = 112;
f92ef202 4267 for (i = 0 ; i < dcb_i; i++)
4a0b9ca0 4268 adapter->rx_ring[i]->reg_idx = i << 5;
f92ef202
PW		 4269
4270 ret = true;
4271 } else {
4272 ret = false;
e8e26350 4273 }
bc97114d
PWJ		 4274 } else {
4275 ret = false;
021230d4 4276 }
bc97114d
PWJ		 4277 } else {
4278 ret = false;
021230d4 4279 }
bc97114d
PWJ		 4280
4281 return ret;
4282}
4283#endif
4284
c4cf55e5
PWJ		 4285/**
4286 * ixgbe_cache_ring_fdir - Descriptor ring to register mapping for Flow Director
4287 * @adapter: board private structure to initialize
4288 *
4289 * Cache the descriptor ring offsets for Flow Director to the assigned rings.
4290 *
4291 **/
e8e9f696 4292static inline bool ixgbe_cache_ring_fdir(struct ixgbe_adapter *adapter)
c4cf55e5
PWJ		 4293{
4294 int i;
4295 bool ret = false;
4296
4297 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED &&
4298 ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4299 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))) {
4300 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4301 adapter->rx_ring[i]->reg_idx = i;
c4cf55e5 4302 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4303 adapter->tx_ring[i]->reg_idx = i;
c4cf55e5
PWJ		 4304 ret = true;
4305 }
4306
4307 return ret;
4308}
4309
0331a832
YZ		 4310#ifdef IXGBE_FCOE
4311/**
4312 * ixgbe_cache_ring_fcoe - Descriptor ring to register mapping for the FCoE
4313 * @adapter: board private structure to initialize
4314 *
4315 * Cache the descriptor ring offsets for FCoE mode to the assigned rings.
4316 *
4317 */
4318static inline bool ixgbe_cache_ring_fcoe(struct ixgbe_adapter *adapter)
4319{
8de8b2e6 4320 int i, fcoe_rx_i = 0, fcoe_tx_i = 0;
0331a832
YZ		 4321 bool ret = false;
4322 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
4323
4324 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
4325#ifdef CONFIG_IXGBE_DCB
4326 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
8de8b2e6
YZ		 4327 struct ixgbe_fcoe *fcoe = &adapter->fcoe;
4328
0331a832 4329 ixgbe_cache_ring_dcb(adapter);
8de8b2e6 4330 /* find out queues in TC for FCoE */
4a0b9ca0
PW		 4331 fcoe_rx_i = adapter->rx_ring[fcoe->tc]->reg_idx + 1;
4332 fcoe_tx_i = adapter->tx_ring[fcoe->tc]->reg_idx + 1;
8de8b2e6
YZ		 4333 /*
4334 * In 82599, the number of Tx queues for each traffic
4335 * class for both 8-TC and 4-TC modes are:
4336 * TCs : TC0 TC1 TC2 TC3 TC4 TC5 TC6 TC7
4337 * 8 TCs: 32 32 16 16 8 8 8 8
4338 * 4 TCs: 64 64 32 32
4339 * We have max 8 queues for FCoE, where 8 the is
4340 * FCoE redirection table size. If TC for FCoE is
4341 * less than or equal to TC3, we have enough queues
4342 * to add max of 8 queues for FCoE, so we start FCoE
4343 * tx descriptor from the next one, i.e., reg_idx + 1.
4344 * If TC for FCoE is above TC3, implying 8 TC mode,
4345 * and we need 8 for FCoE, we have to take all queues
4346 * in that traffic class for FCoE.
4347 */
4348 if ((f->indices == IXGBE_FCRETA_SIZE) && (fcoe->tc > 3))
4349 fcoe_tx_i--;
0331a832
YZ		 4350 }
4351#endif /* CONFIG_IXGBE_DCB */
4352 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
8faa2a78
YZ		 4353 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4354 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
4355 ixgbe_cache_ring_fdir(adapter);
4356 else
4357 ixgbe_cache_ring_rss(adapter);
4358
8de8b2e6
YZ		 4359 fcoe_rx_i = f->mask;
4360 fcoe_tx_i = f->mask;
4361 }
4362 for (i = 0; i < f->indices; i++, fcoe_rx_i++, fcoe_tx_i++) {
4a0b9ca0
PW		 4363 adapter->rx_ring[f->mask + i]->reg_idx = fcoe_rx_i;
4364 adapter->tx_ring[f->mask + i]->reg_idx = fcoe_tx_i;
0331a832 4365 }
0331a832
YZ		 4366 ret = true;
4367 }
4368 return ret;
4369}
4370
4371#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4372/**
4373 * ixgbe_cache_ring_sriov - Descriptor ring to register mapping for sriov
4374 * @adapter: board private structure to initialize
4375 *
4376 * SR-IOV doesn't use any descriptor rings but changes the default if
4377 * no other mapping is used.
4378 *
4379 */
4380static inline bool ixgbe_cache_ring_sriov(struct ixgbe_adapter *adapter)
4381{
4a0b9ca0
PW		 4382 adapter->rx_ring[0]->reg_idx = adapter->num_vfs * 2;
4383 adapter->tx_ring[0]->reg_idx = adapter->num_vfs * 2;
1cdd1ec8
GR		 4384 if (adapter->num_vfs)
4385 return true;
4386 else
4387 return false;
4388}
4389
bc97114d
PWJ		 4390/**
4391 * ixgbe_cache_ring_register - Descriptor ring to register mapping
4392 * @adapter: board private structure to initialize
4393 *
4394 * Once we know the feature-set enabled for the device, we'll cache
4395 * the register offset the descriptor ring is assigned to.
4396 *
4397 * Note, the order the various feature calls is important. It must start with
4398 * the "most" features enabled at the same time, then trickle down to the
4399 * least amount of features turned on at once.
4400 **/
4401static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter)
4402{
4403 /* start with default case */
4a0b9ca0
PW		 4404 adapter->rx_ring[0]->reg_idx = 0;
4405 adapter->tx_ring[0]->reg_idx = 0;
bc97114d 4406
1cdd1ec8
GR		 4407 if (ixgbe_cache_ring_sriov(adapter))
4408 return;
4409
0331a832
YZ		 4410#ifdef IXGBE_FCOE
4411 if (ixgbe_cache_ring_fcoe(adapter))
4412 return;
4413
4414#endif /* IXGBE_FCOE */
bc97114d
PWJ		 4415#ifdef CONFIG_IXGBE_DCB
4416 if (ixgbe_cache_ring_dcb(adapter))
4417 return;
4418
4419#endif
c4cf55e5
PWJ		 4420 if (ixgbe_cache_ring_fdir(adapter))
4421 return;
4422
bc97114d
PWJ		 4423 if (ixgbe_cache_ring_rss(adapter))
4424 return;
021230d4
AV		 4425}
4426
9a799d71
AK		 4427/**
4428 * ixgbe_alloc_queues - Allocate memory for all rings
4429 * @adapter: board private structure to initialize
4430 *
4431 * We allocate one ring per queue at run-time since we don't know the
4df10466
JB		 4432 * number of queues at compile-time. The polling_netdev array is
4433 * intended for Multiqueue, but should work fine with a single queue.
9a799d71 4434 **/
2f90b865 4435static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter)
9a799d71
AK		 4436{
4437 int i;
4a0b9ca0 4438 int orig_node = adapter->node;
9a799d71 4439
021230d4 4440 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 4441 struct ixgbe_ring *ring = adapter->tx_ring[i];
4442 if (orig_node == -1) {
4443 int cur_node = next_online_node(adapter->node);
4444 if (cur_node == MAX_NUMNODES)
4445 cur_node = first_online_node;
4446 adapter->node = cur_node;
4447 }
4448 ring = kzalloc_node(sizeof(struct ixgbe_ring), GFP_KERNEL,
e8e9f696 4449 adapter->node);
4a0b9ca0
PW		 4450 if (!ring)
4451 ring = kzalloc(sizeof(struct ixgbe_ring), GFP_KERNEL);
4452 if (!ring)
4453 goto err_tx_ring_allocation;
4454 ring->count = adapter->tx_ring_count;
4455 ring->queue_index = i;
4456 ring->numa_node = adapter->node;
4457
4458 adapter->tx_ring[i] = ring;
021230d4 4459 }
b9804972 4460
4a0b9ca0
PW		 4461 /* Restore the adapter's original node */
4462 adapter->node = orig_node;
4463
9a799d71 4464 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 4465 struct ixgbe_ring *ring = adapter->rx_ring[i];
4466 if (orig_node == -1) {
4467 int cur_node = next_online_node(adapter->node);
4468 if (cur_node == MAX_NUMNODES)
4469 cur_node = first_online_node;
4470 adapter->node = cur_node;
4471 }
4472 ring = kzalloc_node(sizeof(struct ixgbe_ring), GFP_KERNEL,
e8e9f696 4473 adapter->node);
4a0b9ca0
PW		 4474 if (!ring)
4475 ring = kzalloc(sizeof(struct ixgbe_ring), GFP_KERNEL);
4476 if (!ring)
4477 goto err_rx_ring_allocation;
4478 ring->count = adapter->rx_ring_count;
4479 ring->queue_index = i;
4480 ring->numa_node = adapter->node;
4481
4482 adapter->rx_ring[i] = ring;
021230d4
AV		 4483 }
4484
4a0b9ca0
PW		 4485 /* Restore the adapter's original node */
4486 adapter->node = orig_node;
4487
021230d4
AV		 4488 ixgbe_cache_ring_register(adapter);
4489
4490 return 0;
4491
4492err_rx_ring_allocation:
4a0b9ca0
PW		 4493 for (i = 0; i < adapter->num_tx_queues; i++)
4494 kfree(adapter->tx_ring[i]);
021230d4
AV		 4495err_tx_ring_allocation:
4496 return -ENOMEM;
4497}
4498
4499/**
4500 * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported
4501 * @adapter: board private structure to initialize
4502 *
4503 * Attempt to configure the interrupts using the best available
4504 * capabilities of the hardware and the kernel.
4505 **/
feea6a57 4506static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4 4507{
8be0e467 4508 struct ixgbe_hw *hw = &adapter->hw;
021230d4
AV		 4509 int err = 0;
4510 int vector, v_budget;
4511
4512 /*
4513 * It's easy to be greedy for MSI-X vectors, but it really
4514 * doesn't do us much good if we have a lot more vectors
4515 * than CPU's. So let's be conservative and only ask for
342bde1b 4516 * (roughly) the same number of vectors as there are CPU's.
021230d4
AV		 4517 */
4518 v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues,
e8e9f696 4519 (int)num_online_cpus()) + NON_Q_VECTORS;
021230d4
AV		 4520
4521 /*
4522 * At the same time, hardware can only support a maximum of
8be0e467
PW		 4523 * hw.mac->max_msix_vectors vectors. With features
4524 * such as RSS and VMDq, we can easily surpass the number of Rx and Tx
4525 * descriptor queues supported by our device. Thus, we cap it off in
4526 * those rare cases where the cpu count also exceeds our vector limit.
021230d4 4527 */
8be0e467 4528 v_budget = min(v_budget, (int)hw->mac.max_msix_vectors);
021230d4
AV		 4529
4530 /* A failure in MSI-X entry allocation isn't fatal, but it does
4531 * mean we disable MSI-X capabilities of the adapter. */
4532 adapter->msix_entries = kcalloc(v_budget,
e8e9f696 4533 sizeof(struct msix_entry), GFP_KERNEL);
7a921c93
AD		 4534 if (adapter->msix_entries) {
4535 for (vector = 0; vector < v_budget; vector++)
4536 adapter->msix_entries[vector].entry = vector;
021230d4 4537
7a921c93 4538 ixgbe_acquire_msix_vectors(adapter, v_budget);
021230d4 4539
7a921c93
AD		 4540 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
4541 goto out;
4542 }
26d27844 4543
7a921c93
AD		 4544 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
4545 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
c4cf55e5
PWJ		 4546 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
4547 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4548 adapter->atr_sample_rate = 0;
1cdd1ec8
GR		 4549 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4550 ixgbe_disable_sriov(adapter);
4551
7a921c93 4552 ixgbe_set_num_queues(adapter);
021230d4 4553
021230d4
AV		 4554 err = pci_enable_msi(adapter->pdev);
4555 if (!err) {
4556 adapter->flags |= IXGBE_FLAG_MSI_ENABLED;
4557 } else {
849c4542
ET		 4558 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4559 "Unable to allocate MSI interrupt, "
4560 "falling back to legacy. Error: %d\n", err);
021230d4
AV		 4561 /* reset err */
4562 err = 0;
4563 }
4564
4565out:
021230d4
AV		 4566 return err;
4567}
4568
7a921c93
AD		 4569/**
4570 * ixgbe_alloc_q_vectors - Allocate memory for interrupt vectors
4571 * @adapter: board private structure to initialize
4572 *
4573 * We allocate one q_vector per queue interrupt. If allocation fails we
4574 * return -ENOMEM.
4575 **/
4576static int ixgbe_alloc_q_vectors(struct ixgbe_adapter *adapter)
4577{
4578 int q_idx, num_q_vectors;
4579 struct ixgbe_q_vector *q_vector;
4580 int napi_vectors;
4581 int (*poll)(struct napi_struct *, int);
4582
4583 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4584 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
4585 napi_vectors = adapter->num_rx_queues;
91281fd3 4586 poll = &ixgbe_clean_rxtx_many;
7a921c93
AD		 4587 } else {
4588 num_q_vectors = 1;
4589 napi_vectors = 1;
4590 poll = &ixgbe_poll;
4591 }
4592
4593 for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
1a6c14a2 4594 q_vector = kzalloc_node(sizeof(struct ixgbe_q_vector),
e8e9f696 4595 GFP_KERNEL, adapter->node);
1a6c14a2
JB		 4596 if (!q_vector)
4597 q_vector = kzalloc(sizeof(struct ixgbe_q_vector),
e8e9f696 4598 GFP_KERNEL);
7a921c93
AD		 4599 if (!q_vector)
4600 goto err_out;
4601 q_vector->adapter = adapter;
f7554a2b
NS		 4602 if (q_vector->txr_count && !q_vector->rxr_count)
4603 q_vector->eitr = adapter->tx_eitr_param;
4604 else
4605 q_vector->eitr = adapter->rx_eitr_param;
fe49f04a 4606 q_vector->v_idx = q_idx;
91281fd3 4607 netif_napi_add(adapter->netdev, &q_vector->napi, (*poll), 64);
7a921c93
AD		 4608 adapter->q_vector[q_idx] = q_vector;
4609 }
4610
4611 return 0;
4612
4613err_out:
4614 while (q_idx) {
4615 q_idx--;
4616 q_vector = adapter->q_vector[q_idx];
4617 netif_napi_del(&q_vector->napi);
4618 kfree(q_vector);
4619 adapter->q_vector[q_idx] = NULL;
4620 }
4621 return -ENOMEM;
4622}
4623
4624/**
4625 * ixgbe_free_q_vectors - Free memory allocated for interrupt vectors
4626 * @adapter: board private structure to initialize
4627 *
4628 * This function frees the memory allocated to the q_vectors. In addition if
4629 * NAPI is enabled it will delete any references to the NAPI struct prior
4630 * to freeing the q_vector.
4631 **/
4632static void ixgbe_free_q_vectors(struct ixgbe_adapter *adapter)
4633{
4634 int q_idx, num_q_vectors;
7a921c93 4635
91281fd3 4636 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
7a921c93 4637 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
91281fd3 4638 else
7a921c93 4639 num_q_vectors = 1;
7a921c93
AD		 4640
4641 for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
4642 struct ixgbe_q_vector *q_vector = adapter->q_vector[q_idx];
7a921c93 4643 adapter->q_vector[q_idx] = NULL;
91281fd3 4644 netif_napi_del(&q_vector->napi);
7a921c93
AD		 4645 kfree(q_vector);
4646 }
4647}
4648
7b25cdba 4649static void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4
AV		 4650{
4651 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4652 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4653 pci_disable_msix(adapter->pdev);
4654 kfree(adapter->msix_entries);
4655 adapter->msix_entries = NULL;
4656 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
4657 adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED;
4658 pci_disable_msi(adapter->pdev);
4659 }
021230d4
AV		 4660}
4661
4662/**
4663 * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme
4664 * @adapter: board private structure to initialize
4665 *
4666 * We determine which interrupt scheme to use based on...
4667 * - Kernel support (MSI, MSI-X)
4668 * - which can be user-defined (via MODULE_PARAM)
4669 * - Hardware queue count (num_*_queues)
4670 * - defined by miscellaneous hardware support/features (RSS, etc.)
4671 **/
2f90b865 4672int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter)
021230d4
AV		 4673{
4674 int err;
4675
4676 /* Number of supported queues */
4677 ixgbe_set_num_queues(adapter);
4678
021230d4
AV		 4679 err = ixgbe_set_interrupt_capability(adapter);
4680 if (err) {
849c4542 4681 e_dev_err("Unable to setup interrupt capabilities\n");
021230d4 4682 goto err_set_interrupt;
9a799d71
AK		 4683 }
4684
7a921c93
AD		 4685 err = ixgbe_alloc_q_vectors(adapter);
4686 if (err) {
849c4542 4687 e_dev_err("Unable to allocate memory for queue vectors\n");
7a921c93
AD		 4688 goto err_alloc_q_vectors;
4689 }
4690
4691 err = ixgbe_alloc_queues(adapter);
4692 if (err) {
849c4542 4693 e_dev_err("Unable to allocate memory for queues\n");
7a921c93
AD		 4694 goto err_alloc_queues;
4695 }
4696
849c4542 4697 e_dev_info("Multiqueue %s: Rx Queue count = %u, Tx Queue count = %u\n",
396e799c
ET		 4698 (adapter->num_rx_queues > 1) ? "Enabled" : "Disabled",
4699 adapter->num_rx_queues, adapter->num_tx_queues);
021230d4
AV		 4700
4701 set_bit(__IXGBE_DOWN, &adapter->state);
4702
9a799d71 4703 return 0;
021230d4 4704
7a921c93
AD		 4705err_alloc_queues:
4706 ixgbe_free_q_vectors(adapter);
4707err_alloc_q_vectors:
4708 ixgbe_reset_interrupt_capability(adapter);
021230d4 4709err_set_interrupt:
7a921c93
AD		 4710 return err;
4711}
4712
4713/**
4714 * ixgbe_clear_interrupt_scheme - Clear the current interrupt scheme settings
4715 * @adapter: board private structure to clear interrupt scheme on
4716 *
4717 * We go through and clear interrupt specific resources and reset the structure
4718 * to pre-load conditions
4719 **/
4720void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter)
4721{
4a0b9ca0
PW		 4722 int i;
4723
4724 for (i = 0; i < adapter->num_tx_queues; i++) {
4725 kfree(adapter->tx_ring[i]);
4726 adapter->tx_ring[i] = NULL;
4727 }
4728 for (i = 0; i < adapter->num_rx_queues; i++) {
4729 kfree(adapter->rx_ring[i]);
4730 adapter->rx_ring[i] = NULL;
4731 }
7a921c93
AD		 4732
4733 ixgbe_free_q_vectors(adapter);
4734 ixgbe_reset_interrupt_capability(adapter);
9a799d71
AK		 4735}
4736
c4900be0
DS		 4737/**
4738 * ixgbe_sfp_timer - worker thread to find a missing module
4739 * @data: pointer to our adapter struct
4740 **/
4741static void ixgbe_sfp_timer(unsigned long data)
4742{
4743 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
4744
4df10466
JB		 4745 /*
4746 * Do the sfp_timer outside of interrupt context due to the
c4900be0
DS		 4747 * delays that sfp+ detection requires
4748 */
4749 schedule_work(&adapter->sfp_task);
4750}
4751
4752/**
4753 * ixgbe_sfp_task - worker thread to find a missing module
4754 * @work: pointer to work_struct containing our data
4755 **/
4756static void ixgbe_sfp_task(struct work_struct *work)
4757{
4758 struct ixgbe_adapter *adapter = container_of(work,
e8e9f696
JP		 4759 struct ixgbe_adapter,
4760 sfp_task);
c4900be0
DS		 4761 struct ixgbe_hw *hw = &adapter->hw;
4762
4763 if ((hw->phy.type == ixgbe_phy_nl) &&
4764 (hw->phy.sfp_type == ixgbe_sfp_type_not_present)) {
4765 s32 ret = hw->phy.ops.identify_sfp(hw);
63d6e1d8 4766 if (ret == IXGBE_ERR_SFP_NOT_PRESENT)
c4900be0
DS		 4767 goto reschedule;
4768 ret = hw->phy.ops.reset(hw);
4769 if (ret == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 4770 e_dev_err("failed to initialize because an unsupported "
4771 "SFP+ module type was detected.\n");
4772 e_dev_err("Reload the driver after installing a "
4773 "supported module.\n");
c4900be0
DS		 4774 unregister_netdev(adapter->netdev);
4775 } else {
396e799c 4776 e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type);
c4900be0
DS		 4777 }
4778 /* don't need this routine any more */
4779 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
4780 }
4781 return;
4782reschedule:
4783 if (test_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state))
4784 mod_timer(&adapter->sfp_timer,
e8e9f696 4785 round_jiffies(jiffies + (2 * HZ)));
c4900be0
DS		 4786}
4787
9a799d71
AK		 4788/**
4789 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
4790 * @adapter: board private structure to initialize
4791 *
4792 * ixgbe_sw_init initializes the Adapter private data structure.
4793 * Fields are initialized based on PCI device information and
4794 * OS network device settings (MTU size).
4795 **/
4796static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
4797{
4798 struct ixgbe_hw *hw = &adapter->hw;
4799 struct pci_dev *pdev = adapter->pdev;
9a713e7c 4800 struct net_device *dev = adapter->netdev;
021230d4 4801 unsigned int rss;
7a6b6f51 4802#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4803 int j;
4804 struct tc_configuration *tc;
4805#endif
021230d4 4806
c44ade9e
JB		 4807 /* PCI config space info */
4808
4809 hw->vendor_id = pdev->vendor;
4810 hw->device_id = pdev->device;
4811 hw->revision_id = pdev->revision;
4812 hw->subsystem_vendor_id = pdev->subsystem_vendor;
4813 hw->subsystem_device_id = pdev->subsystem_device;
4814
021230d4
AV		 4815 /* Set capability flags */
4816 rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus());
4817 adapter->ring_feature[RING_F_RSS].indices = rss;
4818 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
2f90b865 4819 adapter->ring_feature[RING_F_DCB].indices = IXGBE_MAX_DCB_INDICES;
bf069c97
DS		 4820 if (hw->mac.type == ixgbe_mac_82598EB) {
4821 if (hw->device_id == IXGBE_DEV_ID_82598AT)
4822 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
e8e26350 4823 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598;
bf069c97 4824 } else if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350 4825 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82599;
0c19d6af
PWJ		 4826 adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE;
4827 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
119fc60a
MC		 4828 if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM)
4829 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
9a713e7c
PW		 4830 if (dev->features & NETIF_F_NTUPLE) {
4831 /* Flow Director perfect filter enabled */
4832 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4833 adapter->atr_sample_rate = 0;
4834 spin_lock_init(&adapter->fdir_perfect_lock);
4835 } else {
4836 /* Flow Director hash filters enabled */
4837 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
4838 adapter->atr_sample_rate = 20;
4839 }
c4cf55e5 4840 adapter->ring_feature[RING_F_FDIR].indices =
e8e9f696 4841 IXGBE_MAX_FDIR_INDICES;
c4cf55e5 4842 adapter->fdir_pballoc = 0;
eacd73f7 4843#ifdef IXGBE_FCOE
0d551589
YZ		 4844 adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE;
4845 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
4846 adapter->ring_feature[RING_F_FCOE].indices = 0;
61a0f421 4847#ifdef CONFIG_IXGBE_DCB
6ee16520
YZ		 4848 /* Default traffic class to use for FCoE */
4849 adapter->fcoe.tc = IXGBE_FCOE_DEFTC;
56075a98 4850 adapter->fcoe.up = IXGBE_FCOE_DEFTC;
61a0f421 4851#endif
eacd73f7 4852#endif /* IXGBE_FCOE */
f8212f97 4853 }
2f90b865 4854
7a6b6f51 4855#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4856 /* Configure DCB traffic classes */
4857 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
4858 tc = &adapter->dcb_cfg.tc_config[j];
4859 tc->path[DCB_TX_CONFIG].bwg_id = 0;
4860 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
4861 tc->path[DCB_RX_CONFIG].bwg_id = 0;
4862 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
4863 tc->dcb_pfc = pfc_disabled;
4864 }
4865 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
4866 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
4867 adapter->dcb_cfg.rx_pba_cfg = pba_equal;
264857b8 4868 adapter->dcb_cfg.pfc_mode_enable = false;
2f90b865
AD		 4869 adapter->dcb_cfg.round_robin_enable = false;
4870 adapter->dcb_set_bitmap = 0x00;
4871 ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg,
e8e9f696 4872 adapter->ring_feature[RING_F_DCB].indices);
2f90b865
AD		 4873
4874#endif
9a799d71
AK		 4875
4876 /* default flow control settings */
cd7664f6 4877 hw->fc.requested_mode = ixgbe_fc_full;
71fd570b 4878 hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */
264857b8
PWJ		 4879#ifdef CONFIG_DCB
4880 adapter->last_lfc_mode = hw->fc.current_mode;
4881#endif
2b9ade93
JB		 4882 hw->fc.high_water = IXGBE_DEFAULT_FCRTH;
4883 hw->fc.low_water = IXGBE_DEFAULT_FCRTL;
4884 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
4885 hw->fc.send_xon = true;
71fd570b 4886 hw->fc.disable_fc_autoneg = false;
9a799d71 4887
30efa5a3 4888 /* enable itr by default in dynamic mode */
f7554a2b
NS		 4889 adapter->rx_itr_setting = 1;
4890 adapter->rx_eitr_param = 20000;
4891 adapter->tx_itr_setting = 1;
4892 adapter->tx_eitr_param = 10000;
30efa5a3
JB		 4893
4894 /* set defaults for eitr in MegaBytes */
4895 adapter->eitr_low = 10;
4896 adapter->eitr_high = 20;
4897
4898 /* set default ring sizes */
4899 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
4900 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
4901
9a799d71 4902 /* initialize eeprom parameters */
c44ade9e 4903 if (ixgbe_init_eeprom_params_generic(hw)) {
849c4542 4904 e_dev_err("EEPROM initialization failed\n");
9a799d71
AK		 4905 return -EIO;
4906 }
4907
021230d4 4908 /* enable rx csum by default */
9a799d71
AK		 4909 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
4910
1a6c14a2
JB		 4911 /* get assigned NUMA node */
4912 adapter->node = dev_to_node(&pdev->dev);
4913
9a799d71
AK		 4914 set_bit(__IXGBE_DOWN, &adapter->state);
4915
4916 return 0;
4917}
4918
4919/**
4920 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
4921 * @adapter: board private structure
3a581073 4922 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4923 *
4924 * Return 0 on success, negative on failure
4925 **/
4926int ixgbe_setup_tx_resources(struct ixgbe_adapter *adapter,
e8e9f696 4927 struct ixgbe_ring *tx_ring)
9a799d71
AK		 4928{
4929 struct pci_dev *pdev = adapter->pdev;
4930 int size;
4931
3a581073 4932 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
4a0b9ca0 4933 tx_ring->tx_buffer_info = vmalloc_node(size, tx_ring->numa_node);
1a6c14a2
JB		 4934 if (!tx_ring->tx_buffer_info)
4935 tx_ring->tx_buffer_info = vmalloc(size);
e01c31a5
JB		 4936 if (!tx_ring->tx_buffer_info)
4937 goto err;
3a581073 4938 memset(tx_ring->tx_buffer_info, 0, size);
9a799d71
AK		 4939
4940 /* round up to nearest 4K */
12207e49 4941 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
3a581073 4942 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 4943
1b507730
NN		 4944 tx_ring->desc = dma_alloc_coherent(&pdev->dev, tx_ring->size,
4945 &tx_ring->dma, GFP_KERNEL);
e01c31a5
JB		 4946 if (!tx_ring->desc)
4947 goto err;
9a799d71 4948
3a581073
JB		 4949 tx_ring->next_to_use = 0;
4950 tx_ring->next_to_clean = 0;
4951 tx_ring->work_limit = tx_ring->count;
9a799d71 4952 return 0;
e01c31a5
JB		 4953
4954err:
4955 vfree(tx_ring->tx_buffer_info);
4956 tx_ring->tx_buffer_info = NULL;
396e799c 4957 e_err(probe, "Unable to allocate memory for the Tx descriptor ring\n");
e01c31a5 4958 return -ENOMEM;
9a799d71
AK		 4959}
4960
69888674
AD		 4961/**
4962 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
4963 * @adapter: board private structure
4964 *
4965 * If this function returns with an error, then it's possible one or
4966 * more of the rings is populated (while the rest are not). It is the
4967 * callers duty to clean those orphaned rings.
4968 *
4969 * Return 0 on success, negative on failure
4970 **/
4971static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
4972{
4973 int i, err = 0;
4974
4975 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 4976 err = ixgbe_setup_tx_resources(adapter, adapter->tx_ring[i]);
69888674
AD		 4977 if (!err)
4978 continue;
396e799c 4979 e_err(probe, "Allocation for Tx Queue %u failed\n", i);
69888674
AD		 4980 break;
4981 }
4982
4983 return err;
4984}
4985
9a799d71
AK		 4986/**
4987 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
4988 * @adapter: board private structure
3a581073 4989 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4990 *
4991 * Returns 0 on success, negative on failure
4992 **/
4993int ixgbe_setup_rx_resources(struct ixgbe_adapter *adapter,
e8e9f696 4994 struct ixgbe_ring *rx_ring)
9a799d71
AK		 4995{
4996 struct pci_dev *pdev = adapter->pdev;
021230d4 4997 int size;
9a799d71 4998
3a581073 4999 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
1a6c14a2
JB		 5000 rx_ring->rx_buffer_info = vmalloc_node(size, adapter->node);
5001 if (!rx_ring->rx_buffer_info)
5002 rx_ring->rx_buffer_info = vmalloc(size);
3a581073 5003 if (!rx_ring->rx_buffer_info) {
396e799c
ET		 5004 e_err(probe, "vmalloc allocation failed for the Rx "
5005 "descriptor ring\n");
177db6ff 5006 goto alloc_failed;
9a799d71 5007 }
3a581073 5008 memset(rx_ring->rx_buffer_info, 0, size);
9a799d71 5009
9a799d71 5010 /* Round up to nearest 4K */
3a581073
JB		 5011 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
5012 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 5013
1b507730
NN		 5014 rx_ring->desc = dma_alloc_coherent(&pdev->dev, rx_ring->size,
5015 &rx_ring->dma, GFP_KERNEL);
9a799d71 5016
3a581073 5017 if (!rx_ring->desc) {
396e799c
ET		 5018 e_err(probe, "Memory allocation failed for the Rx "
5019 "descriptor ring\n");
3a581073 5020 vfree(rx_ring->rx_buffer_info);
177db6ff 5021 goto alloc_failed;
9a799d71
AK		 5022 }
5023
3a581073
JB		 5024 rx_ring->next_to_clean = 0;
5025 rx_ring->next_to_use = 0;
9a799d71
AK		 5026
5027 return 0;
177db6ff
MC		 5028
5029alloc_failed:
177db6ff 5030 return -ENOMEM;
9a799d71
AK		 5031}
5032
69888674
AD		 5033/**
5034 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
5035 * @adapter: board private structure
5036 *
5037 * If this function returns with an error, then it's possible one or
5038 * more of the rings is populated (while the rest are not). It is the
5039 * callers duty to clean those orphaned rings.
5040 *
5041 * Return 0 on success, negative on failure
5042 **/
5043
5044static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
5045{
5046 int i, err = 0;
5047
5048 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 5049 err = ixgbe_setup_rx_resources(adapter, adapter->rx_ring[i]);
69888674
AD		 5050 if (!err)
5051 continue;
396e799c 5052 e_err(probe, "Allocation for Rx Queue %u failed\n", i);
69888674
AD		 5053 break;
5054 }
5055
5056 return err;
5057}
5058
9a799d71
AK		 5059/**
5060 * ixgbe_free_tx_resources - Free Tx Resources per Queue
5061 * @adapter: board private structure
5062 * @tx_ring: Tx descriptor ring for a specific queue
5063 *
5064 * Free all transmit software resources
5065 **/
c431f97e 5066void ixgbe_free_tx_resources(struct ixgbe_adapter *adapter,
e8e9f696 5067 struct ixgbe_ring *tx_ring)
9a799d71
AK		 5068{
5069 struct pci_dev *pdev = adapter->pdev;
5070
5071 ixgbe_clean_tx_ring(adapter, tx_ring);
5072
5073 vfree(tx_ring->tx_buffer_info);
5074 tx_ring->tx_buffer_info = NULL;
5075
1b507730
NN		 5076 dma_free_coherent(&pdev->dev, tx_ring->size, tx_ring->desc,
5077 tx_ring->dma);
9a799d71
AK		 5078
5079 tx_ring->desc = NULL;
5080}
5081
5082/**
5083 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
5084 * @adapter: board private structure
5085 *
5086 * Free all transmit software resources
5087 **/
5088static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
5089{
5090 int i;
5091
5092 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0
PW		 5093 if (adapter->tx_ring[i]->desc)
5094 ixgbe_free_tx_resources(adapter, adapter->tx_ring[i]);
9a799d71
AK		 5095}
5096
5097/**
b4617240 5098 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 5099 * @adapter: board private structure
5100 * @rx_ring: ring to clean the resources from
5101 *
5102 * Free all receive software resources
5103 **/
c431f97e 5104void ixgbe_free_rx_resources(struct ixgbe_adapter *adapter,
e8e9f696 5105 struct ixgbe_ring *rx_ring)
9a799d71
AK		 5106{
5107 struct pci_dev *pdev = adapter->pdev;
5108
5109 ixgbe_clean_rx_ring(adapter, rx_ring);
5110
5111 vfree(rx_ring->rx_buffer_info);
5112 rx_ring->rx_buffer_info = NULL;
5113
1b507730
NN		 5114 dma_free_coherent(&pdev->dev, rx_ring->size, rx_ring->desc,
5115 rx_ring->dma);
9a799d71
AK		 5116
5117 rx_ring->desc = NULL;
5118}
5119
5120/**
5121 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
5122 * @adapter: board private structure
5123 *
5124 * Free all receive software resources
5125 **/
5126static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
5127{
5128 int i;
5129
5130 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0
PW		 5131 if (adapter->rx_ring[i]->desc)
5132 ixgbe_free_rx_resources(adapter, adapter->rx_ring[i]);
9a799d71
AK		 5133}
5134
9a799d71
AK		 5135/**
5136 * ixgbe_change_mtu - Change the Maximum Transfer Unit
5137 * @netdev: network interface device structure
5138 * @new_mtu: new value for maximum frame size
5139 *
5140 * Returns 0 on success, negative on failure
5141 **/
5142static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
5143{
5144 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5145 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
5146
42c783c5
JB		 5147 /* MTU < 68 is an error and causes problems on some kernels */
5148 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
9a799d71
AK		 5149 return -EINVAL;
5150
396e799c 5151 e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu);
021230d4 5152 /* must set new MTU before calling down or up */
9a799d71
AK		 5153 netdev->mtu = new_mtu;
5154
d4f80882
AV		 5155 if (netif_running(netdev))
5156 ixgbe_reinit_locked(adapter);
9a799d71
AK		 5157
5158 return 0;
5159}
5160
5161/**
5162 * ixgbe_open - Called when a network interface is made active
5163 * @netdev: network interface device structure
5164 *
5165 * Returns 0 on success, negative value on failure
5166 *
5167 * The open entry point is called when a network interface is made
5168 * active by the system (IFF_UP). At this point all resources needed
5169 * for transmit and receive operations are allocated, the interrupt
5170 * handler is registered with the OS, the watchdog timer is started,
5171 * and the stack is notified that the interface is ready.
5172 **/
5173static int ixgbe_open(struct net_device *netdev)
5174{
5175 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5176 int err;
4bebfaa5
AK		 5177
5178 /* disallow open during test */
5179 if (test_bit(__IXGBE_TESTING, &adapter->state))
5180 return -EBUSY;
9a799d71 5181
54386467
JB		 5182 netif_carrier_off(netdev);
5183
9a799d71
AK		 5184 /* allocate transmit descriptors */
5185 err = ixgbe_setup_all_tx_resources(adapter);
5186 if (err)
5187 goto err_setup_tx;
5188
9a799d71
AK		 5189 /* allocate receive descriptors */
5190 err = ixgbe_setup_all_rx_resources(adapter);
5191 if (err)
5192 goto err_setup_rx;
5193
5194 ixgbe_configure(adapter);
5195
021230d4 5196 err = ixgbe_request_irq(adapter);
9a799d71
AK		 5197 if (err)
5198 goto err_req_irq;
5199
9a799d71
AK		 5200 err = ixgbe_up_complete(adapter);
5201 if (err)
5202 goto err_up;
5203
d55b53ff
JK		 5204 netif_tx_start_all_queues(netdev);
5205
9a799d71
AK		 5206 return 0;
5207
5208err_up:
5eba3699 5209 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5210 ixgbe_free_irq(adapter);
5211err_req_irq:
9a799d71 5212err_setup_rx:
a20a1199 5213 ixgbe_free_all_rx_resources(adapter);
9a799d71 5214err_setup_tx:
a20a1199 5215 ixgbe_free_all_tx_resources(adapter);
9a799d71
AK		 5216 ixgbe_reset(adapter);
5217
5218 return err;
5219}
5220
5221/**
5222 * ixgbe_close - Disables a network interface
5223 * @netdev: network interface device structure
5224 *
5225 * Returns 0, this is not allowed to fail
5226 *
5227 * The close entry point is called when an interface is de-activated
5228 * by the OS. The hardware is still under the drivers control, but
5229 * needs to be disabled. A global MAC reset is issued to stop the
5230 * hardware, and all transmit and receive resources are freed.
5231 **/
5232static int ixgbe_close(struct net_device *netdev)
5233{
5234 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 5235
5236 ixgbe_down(adapter);
5237 ixgbe_free_irq(adapter);
5238
5239 ixgbe_free_all_tx_resources(adapter);
5240 ixgbe_free_all_rx_resources(adapter);
5241
5eba3699 5242 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5243
5244 return 0;
5245}
5246
b3c8b4ba
AD		 5247#ifdef CONFIG_PM
5248static int ixgbe_resume(struct pci_dev *pdev)
5249{
5250 struct net_device *netdev = pci_get_drvdata(pdev);
5251 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5252 u32 err;
5253
5254 pci_set_power_state(pdev, PCI_D0);
5255 pci_restore_state(pdev);
656ab817
DS		 5256 /*
5257 * pci_restore_state clears dev->state_saved so call
5258 * pci_save_state to restore it.
5259 */
5260 pci_save_state(pdev);
9ce77666 5261
5262 err = pci_enable_device_mem(pdev);
b3c8b4ba 5263 if (err) {
849c4542 5264 e_dev_err("Cannot enable PCI device from suspend\n");
b3c8b4ba
AD		 5265 return err;
5266 }
5267 pci_set_master(pdev);
5268
dd4d8ca6 5269 pci_wake_from_d3(pdev, false);
b3c8b4ba
AD		 5270
5271 err = ixgbe_init_interrupt_scheme(adapter);
5272 if (err) {
849c4542 5273 e_dev_err("Cannot initialize interrupts for device\n");
b3c8b4ba
AD		 5274 return err;
5275 }
5276
b3c8b4ba
AD		 5277 ixgbe_reset(adapter);
5278
495dce12
WJP		 5279 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
5280
b3c8b4ba
AD		 5281 if (netif_running(netdev)) {
5282 err = ixgbe_open(adapter->netdev);
5283 if (err)
5284 return err;
5285 }
5286
5287 netif_device_attach(netdev);
5288
5289 return 0;
5290}
b3c8b4ba 5291#endif /* CONFIG_PM */
9d8d05ae
RW		 5292
5293static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake)
b3c8b4ba
AD		 5294{
5295 struct net_device *netdev = pci_get_drvdata(pdev);
5296 struct ixgbe_adapter *adapter = netdev_priv(netdev);
e8e26350
PW		 5297 struct ixgbe_hw *hw = &adapter->hw;
5298 u32 ctrl, fctrl;
5299 u32 wufc = adapter->wol;
b3c8b4ba
AD		 5300#ifdef CONFIG_PM
5301 int retval = 0;
5302#endif
5303
5304 netif_device_detach(netdev);
5305
5306 if (netif_running(netdev)) {
5307 ixgbe_down(adapter);
5308 ixgbe_free_irq(adapter);
5309 ixgbe_free_all_tx_resources(adapter);
5310 ixgbe_free_all_rx_resources(adapter);
5311 }
b3c8b4ba
AD		 5312
5313#ifdef CONFIG_PM
5314 retval = pci_save_state(pdev);
5315 if (retval)
5316 return retval;
4df10466 5317
b3c8b4ba 5318#endif
e8e26350
PW		 5319 if (wufc) {
5320 ixgbe_set_rx_mode(netdev);
b3c8b4ba 5321
e8e26350
PW		 5322 /* turn on all-multi mode if wake on multicast is enabled */
5323 if (wufc & IXGBE_WUFC_MC) {
5324 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5325 fctrl |= IXGBE_FCTRL_MPE;
5326 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
5327 }
5328
5329 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
5330 ctrl |= IXGBE_CTRL_GIO_DIS;
5331 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
5332
5333 IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc);
5334 } else {
5335 IXGBE_WRITE_REG(hw, IXGBE_WUC, 0);
5336 IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0);
5337 }
5338
dd4d8ca6
DS		 5339 if (wufc && hw->mac.type == ixgbe_mac_82599EB)
5340 pci_wake_from_d3(pdev, true);
5341 else
5342 pci_wake_from_d3(pdev, false);
b3c8b4ba 5343
9d8d05ae
RW		 5344 *enable_wake = !!wufc;
5345
fa378134
AG		 5346 ixgbe_clear_interrupt_scheme(adapter);
5347
b3c8b4ba
AD		 5348 ixgbe_release_hw_control(adapter);
5349
5350 pci_disable_device(pdev);
5351
9d8d05ae
RW		 5352 return 0;
5353}
5354
5355#ifdef CONFIG_PM
5356static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
5357{
5358 int retval;
5359 bool wake;
5360
5361 retval = __ixgbe_shutdown(pdev, &wake);
5362 if (retval)
5363 return retval;
5364
5365 if (wake) {
5366 pci_prepare_to_sleep(pdev);
5367 } else {
5368 pci_wake_from_d3(pdev, false);
5369 pci_set_power_state(pdev, PCI_D3hot);
5370 }
b3c8b4ba
AD		 5371
5372 return 0;
5373}
9d8d05ae 5374#endif /* CONFIG_PM */
b3c8b4ba
AD		 5375
5376static void ixgbe_shutdown(struct pci_dev *pdev)
5377{
9d8d05ae
RW		 5378 bool wake;
5379
5380 __ixgbe_shutdown(pdev, &wake);
5381
5382 if (system_state == SYSTEM_POWER_OFF) {
5383 pci_wake_from_d3(pdev, wake);
5384 pci_set_power_state(pdev, PCI_D3hot);
5385 }
b3c8b4ba
AD		 5386}
5387
9a799d71
AK		 5388/**
5389 * ixgbe_update_stats - Update the board statistics counters.
5390 * @adapter: board private structure
5391 **/
5392void ixgbe_update_stats(struct ixgbe_adapter *adapter)
5393{
2d86f139 5394 struct net_device *netdev = adapter->netdev;
9a799d71 5395 struct ixgbe_hw *hw = &adapter->hw;
6f11eef7
AV		 5396 u64 total_mpc = 0;
5397 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
eb985f09 5398 u64 non_eop_descs = 0, restart_queue = 0;
9a799d71 5399
d08935c2
DS		 5400 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5401 test_bit(__IXGBE_RESETTING, &adapter->state))
5402 return;
5403
94b982b2 5404 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 5405 u64 rsc_count = 0;
94b982b2 5406 u64 rsc_flush = 0;
d51019a4
PW		 5407 for (i = 0; i < 16; i++)
5408 adapter->hw_rx_no_dma_resources +=
e8e9f696 5409 IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
94b982b2 5410 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 5411 rsc_count += adapter->rx_ring[i]->rsc_count;
5412 rsc_flush += adapter->rx_ring[i]->rsc_flush;
94b982b2
MC		 5413 }
5414 adapter->rsc_total_count = rsc_count;
5415 adapter->rsc_total_flush = rsc_flush;
d51019a4
PW		 5416 }
5417
7ca3bc58
JB		 5418 /* gather some stats to the adapter struct that are per queue */
5419 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 5420 restart_queue += adapter->tx_ring[i]->restart_queue;
eb985f09 5421 adapter->restart_queue = restart_queue;
7ca3bc58
JB		 5422
5423 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 5424 non_eop_descs += adapter->rx_ring[i]->non_eop_descs;
eb985f09 5425 adapter->non_eop_descs = non_eop_descs;
7ca3bc58 5426
9a799d71 5427 adapter->stats.crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
6f11eef7
AV		 5428 for (i = 0; i < 8; i++) {
5429 /* for packet buffers not used, the register should read 0 */
5430 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
5431 missed_rx += mpc;
5432 adapter->stats.mpc[i] += mpc;
5433 total_mpc += adapter->stats.mpc[i];
e8e26350
PW		 5434 if (hw->mac.type == ixgbe_mac_82598EB)
5435 adapter->stats.rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2f90b865
AD		 5436 adapter->stats.qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
5437 adapter->stats.qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
5438 adapter->stats.qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
5439 adapter->stats.qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
e8e26350
PW		 5440 if (hw->mac.type == ixgbe_mac_82599EB) {
5441 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
e8e9f696 5442 IXGBE_PXONRXCNT(i));
e8e26350 5443 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
e8e9f696 5444 IXGBE_PXOFFRXCNT(i));
e8e26350 5445 adapter->stats.qprdc[i] += IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
e8e26350
PW		 5446 } else {
5447 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
e8e9f696 5448 IXGBE_PXONRXC(i));
e8e26350 5449 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
e8e9f696 5450 IXGBE_PXOFFRXC(i));
e8e26350 5451 }
2f90b865 5452 adapter->stats.pxontxc[i] += IXGBE_READ_REG(hw,
e8e9f696 5453 IXGBE_PXONTXC(i));
2f90b865 5454 adapter->stats.pxofftxc[i] += IXGBE_READ_REG(hw,
e8e9f696 5455 IXGBE_PXOFFTXC(i));
6f11eef7
AV		 5456 }
5457 adapter->stats.gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
5458 /* work around hardware counting issue */
5459 adapter->stats.gprc -= missed_rx;
5460
5461 /* 82598 hardware only has a 32 bit counter in the high register */
e8e26350 5462 if (hw->mac.type == ixgbe_mac_82599EB) {
aad71918 5463 u64 tmp;
e8e26350 5464 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
e8e9f696
JP		 5465 tmp = IXGBE_READ_REG(hw, IXGBE_GORCH) & 0xF;
5466 /* 4 high bits of GORC */
aad71918 5467 adapter->stats.gorc += (tmp << 32);
e8e26350 5468 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
e8e9f696
JP		 5469 tmp = IXGBE_READ_REG(hw, IXGBE_GOTCH) & 0xF;
5470 /* 4 high bits of GOTC */
aad71918 5471 adapter->stats.gotc += (tmp << 32);
e8e26350 5472 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORL);
e8e9f696 5473 IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */
e8e26350
PW		 5474 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
5475 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
c4cf55e5
PWJ		 5476 adapter->stats.fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
5477 adapter->stats.fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
6d45522c
YZ		 5478#ifdef IXGBE_FCOE
5479 adapter->stats.fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
5480 adapter->stats.fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
5481 adapter->stats.fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
5482 adapter->stats.fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
5483 adapter->stats.fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
5484 adapter->stats.fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
5485#endif /* IXGBE_FCOE */
e8e26350
PW		 5486 } else {
5487 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
5488 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
5489 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
5490 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
5491 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORH);
5492 }
9a799d71
AK		 5493 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
5494 adapter->stats.bprc += bprc;
5495 adapter->stats.mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
e8e26350
PW		 5496 if (hw->mac.type == ixgbe_mac_82598EB)
5497 adapter->stats.mprc -= bprc;
9a799d71
AK		 5498 adapter->stats.roc += IXGBE_READ_REG(hw, IXGBE_ROC);
5499 adapter->stats.prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
5500 adapter->stats.prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
5501 adapter->stats.prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
5502 adapter->stats.prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
5503 adapter->stats.prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
5504 adapter->stats.prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
9a799d71 5505 adapter->stats.rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
6f11eef7
AV		 5506 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
5507 adapter->stats.lxontxc += lxon;
5508 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
5509 adapter->stats.lxofftxc += lxoff;
9a799d71
AK		 5510 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5511 adapter->stats.gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
6f11eef7
AV		 5512 adapter->stats.mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
5513 /*
5514 * 82598 errata - tx of flow control packets is included in tx counters
5515 */
5516 xon_off_tot = lxon + lxoff;
5517 adapter->stats.gptc -= xon_off_tot;
5518 adapter->stats.mptc -= xon_off_tot;
5519 adapter->stats.gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
9a799d71
AK		 5520 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5521 adapter->stats.rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
5522 adapter->stats.rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
9a799d71
AK		 5523 adapter->stats.tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
5524 adapter->stats.ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
6f11eef7 5525 adapter->stats.ptc64 -= xon_off_tot;
9a799d71
AK		 5526 adapter->stats.ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
5527 adapter->stats.ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
5528 adapter->stats.ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
5529 adapter->stats.ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
5530 adapter->stats.ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
9a799d71
AK		 5531 adapter->stats.bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
5532
5533 /* Fill out the OS statistics structure */
2d86f139 5534 netdev->stats.multicast = adapter->stats.mprc;
9a799d71
AK		 5535
5536 /* Rx Errors */
2d86f139 5537 netdev->stats.rx_errors = adapter->stats.crcerrs +
e8e9f696 5538 adapter->stats.rlec;
2d86f139
AK		 5539 netdev->stats.rx_dropped = 0;
5540 netdev->stats.rx_length_errors = adapter->stats.rlec;
5541 netdev->stats.rx_crc_errors = adapter->stats.crcerrs;
5542 netdev->stats.rx_missed_errors = total_mpc;
9a799d71
AK		 5543}
5544
5545/**
5546 * ixgbe_watchdog - Timer Call-back
5547 * @data: pointer to adapter cast into an unsigned long
5548 **/
5549static void ixgbe_watchdog(unsigned long data)
5550{
5551 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
cf8280ee 5552 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 5553 u64 eics = 0;
5554 int i;
cf8280ee 5555
fe49f04a
AD		 5556 /*
5557 * Do the watchdog outside of interrupt context due to the lovely
5558 * delays that some of the newer hardware requires
5559 */
22d5a71b 5560
fe49f04a
AD		 5561 if (test_bit(__IXGBE_DOWN, &adapter->state))
5562 goto watchdog_short_circuit;
22d5a71b 5563
fe49f04a
AD		 5564 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
5565 /*
5566 * for legacy and MSI interrupts don't set any bits
5567 * that are enabled for EIAM, because this operation
5568 * would set *both* EIMS and EICS for any bit in EIAM
5569 */
5570 IXGBE_WRITE_REG(hw, IXGBE_EICS,
5571 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
5572 goto watchdog_reschedule;
5573 }
5574
5575 /* get one bit for every active tx/rx interrupt vector */
5576 for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
5577 struct ixgbe_q_vector *qv = adapter->q_vector[i];
5578 if (qv->rxr_count || qv->txr_count)
5579 eics |= ((u64)1 << i);
cf8280ee 5580 }
9a799d71 5581
fe49f04a
AD		 5582 /* Cause software interrupt to ensure rx rings are cleaned */
5583 ixgbe_irq_rearm_queues(adapter, eics);
5584
5585watchdog_reschedule:
5586 /* Reset the timer */
5587 mod_timer(&adapter->watchdog_timer, round_jiffies(jiffies + 2 * HZ));
5588
5589watchdog_short_circuit:
cf8280ee
JB		 5590 schedule_work(&adapter->watchdog_task);
5591}
5592
e8e26350
PW		 5593/**
5594 * ixgbe_multispeed_fiber_task - worker thread to configure multispeed fiber
5595 * @work: pointer to work_struct containing our data
5596 **/
5597static void ixgbe_multispeed_fiber_task(struct work_struct *work)
5598{
5599 struct ixgbe_adapter *adapter = container_of(work,
e8e9f696
JP		 5600 struct ixgbe_adapter,
5601 multispeed_fiber_task);
e8e26350
PW		 5602 struct ixgbe_hw *hw = &adapter->hw;
5603 u32 autoneg;
8620a103 5604 bool negotiation;
e8e26350
PW		 5605
5606 adapter->flags |= IXGBE_FLAG_IN_SFP_LINK_TASK;
a1f25324
MC		 5607 autoneg = hw->phy.autoneg_advertised;
5608 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
8620a103 5609 hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
1097cd17 5610 hw->mac.autotry_restart = false;
8620a103
MC		 5611 if (hw->mac.ops.setup_link)
5612 hw->mac.ops.setup_link(hw, autoneg, negotiation, true);
e8e26350
PW		 5613 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
5614 adapter->flags &= ~IXGBE_FLAG_IN_SFP_LINK_TASK;
5615}
5616
5617/**
5618 * ixgbe_sfp_config_module_task - worker thread to configure a new SFP+ module
5619 * @work: pointer to work_struct containing our data
5620 **/
5621static void ixgbe_sfp_config_module_task(struct work_struct *work)
5622{
5623 struct ixgbe_adapter *adapter = container_of(work,
e8e9f696
JP		 5624 struct ixgbe_adapter,
5625 sfp_config_module_task);
e8e26350
PW		 5626 struct ixgbe_hw *hw = &adapter->hw;
5627 u32 err;
5628
5629 adapter->flags |= IXGBE_FLAG_IN_SFP_MOD_TASK;
63d6e1d8
DS		 5630
5631 /* Time for electrical oscillations to settle down */
5632 msleep(100);
e8e26350 5633 err = hw->phy.ops.identify_sfp(hw);
63d6e1d8 5634
e8e26350 5635 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 5636 e_dev_err("failed to initialize because an unsupported SFP+ "
5637 "module type was detected.\n");
5638 e_dev_err("Reload the driver after installing a supported "
5639 "module.\n");
63d6e1d8 5640 unregister_netdev(adapter->netdev);
e8e26350
PW		 5641 return;
5642 }
5643 hw->mac.ops.setup_sfp(hw);
5644
8d1c3c07 5645 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK))
e8e26350
PW		 5646 /* This will also work for DA Twinax connections */
5647 schedule_work(&adapter->multispeed_fiber_task);
5648 adapter->flags &= ~IXGBE_FLAG_IN_SFP_MOD_TASK;
5649}
5650
c4cf55e5
PWJ		 5651/**
5652 * ixgbe_fdir_reinit_task - worker thread to reinit FDIR filter table
5653 * @work: pointer to work_struct containing our data
5654 **/
5655static void ixgbe_fdir_reinit_task(struct work_struct *work)
5656{
5657 struct ixgbe_adapter *adapter = container_of(work,
e8e9f696
JP		 5658 struct ixgbe_adapter,
5659 fdir_reinit_task);
c4cf55e5
PWJ		 5660 struct ixgbe_hw *hw = &adapter->hw;
5661 int i;
5662
5663 if (ixgbe_reinit_fdir_tables_82599(hw) == 0) {
5664 for (i = 0; i < adapter->num_tx_queues; i++)
5665 set_bit(__IXGBE_FDIR_INIT_DONE,
e8e9f696 5666 &(adapter->tx_ring[i]->reinit_state));
c4cf55e5 5667 } else {
396e799c 5668 e_err(probe, "failed to finish FDIR re-initialization, "
849c4542 5669 "ignored adding FDIR ATR filters\n");
c4cf55e5
PWJ		 5670 }
5671 /* Done FDIR Re-initialization, enable transmits */
5672 netif_tx_start_all_queues(adapter->netdev);
5673}
5674
10eec955
JF		 5675static DEFINE_MUTEX(ixgbe_watchdog_lock);
5676
cf8280ee 5677/**
69888674
AD		 5678 * ixgbe_watchdog_task - worker thread to bring link up
5679 * @work: pointer to work_struct containing our data
cf8280ee
JB		 5680 **/
5681static void ixgbe_watchdog_task(struct work_struct *work)
5682{
5683 struct ixgbe_adapter *adapter = container_of(work,
e8e9f696
JP		 5684 struct ixgbe_adapter,
5685 watchdog_task);
cf8280ee
JB		 5686 struct net_device *netdev = adapter->netdev;
5687 struct ixgbe_hw *hw = &adapter->hw;
10eec955
JF		 5688 u32 link_speed;
5689 bool link_up;
bc59fcda
NS		 5690 int i;
5691 struct ixgbe_ring *tx_ring;
5692 int some_tx_pending = 0;
cf8280ee 5693
10eec955
JF		 5694 mutex_lock(&ixgbe_watchdog_lock);
5695
5696 link_up = adapter->link_up;
5697 link_speed = adapter->link_speed;
cf8280ee
JB		 5698
5699 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
5700 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
264857b8
PWJ		 5701 if (link_up) {
5702#ifdef CONFIG_DCB
5703 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
5704 for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
620fa036 5705 hw->mac.ops.fc_enable(hw, i);
264857b8 5706 } else {
620fa036 5707 hw->mac.ops.fc_enable(hw, 0);
264857b8
PWJ		 5708 }
5709#else
620fa036 5710 hw->mac.ops.fc_enable(hw, 0);
264857b8
PWJ		 5711#endif
5712 }
5713
cf8280ee
JB		 5714 if (link_up ||
5715 time_after(jiffies, (adapter->link_check_timeout +
e8e9f696 5716 IXGBE_TRY_LINK_TIMEOUT))) {
cf8280ee 5717 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
264857b8 5718 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
cf8280ee
JB		 5719 }
5720 adapter->link_up = link_up;
5721 adapter->link_speed = link_speed;
5722 }
9a799d71
AK		 5723
5724 if (link_up) {
5725 if (!netif_carrier_ok(netdev)) {
e8e26350
PW		 5726 bool flow_rx, flow_tx;
5727
5728 if (hw->mac.type == ixgbe_mac_82599EB) {
5729 u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
5730 u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
078788b6
PWJ		 5731 flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE);
5732 flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X);
e8e26350
PW		 5733 } else {
5734 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5735 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
078788b6
PWJ		 5736 flow_rx = !!(frctl & IXGBE_FCTRL_RFCE);
5737 flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X);
e8e26350
PW		 5738 }
5739
396e799c 5740 e_info(drv, "NIC Link is Up %s, Flow Control: %s\n",
a46e534b 5741 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
849c4542
ET		 5742 "10 Gbps" :
5743 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
5744 "1 Gbps" : "unknown speed")),
e8e26350 5745 ((flow_rx && flow_tx) ? "RX/TX" :
849c4542
ET		 5746 (flow_rx ? "RX" :
5747 (flow_tx ? "TX" : "None"))));
9a799d71
AK		 5748
5749 netif_carrier_on(netdev);
9a799d71
AK		 5750 } else {
5751 /* Force detection of hung controller */
5752 adapter->detect_tx_hung = true;
5753 }
5754 } else {
cf8280ee
JB		 5755 adapter->link_up = false;
5756 adapter->link_speed = 0;
9a799d71 5757 if (netif_carrier_ok(netdev)) {
396e799c 5758 e_info(drv, "NIC Link is Down\n");
9a799d71 5759 netif_carrier_off(netdev);
9a799d71
AK		 5760 }
5761 }
5762
bc59fcda
NS		 5763 if (!netif_carrier_ok(netdev)) {
5764 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 5765 tx_ring = adapter->tx_ring[i];
bc59fcda
NS		 5766 if (tx_ring->next_to_use != tx_ring->next_to_clean) {
5767 some_tx_pending = 1;
5768 break;
5769 }
5770 }
5771
5772 if (some_tx_pending) {
5773 /* We've lost link, so the controller stops DMA,
5774 * but we've got queued Tx work that's never going
5775 * to get done, so reset controller to flush Tx.
5776 * (Do the reset outside of interrupt context).
5777 */
5778 schedule_work(&adapter->reset_task);
5779 }
5780 }
5781
9a799d71 5782 ixgbe_update_stats(adapter);
10eec955 5783 mutex_unlock(&ixgbe_watchdog_lock);
9a799d71
AK		 5784}
5785
9a799d71 5786static int ixgbe_tso(struct ixgbe_adapter *adapter,
e8e9f696
JP		 5787 struct ixgbe_ring *tx_ring, struct sk_buff *skb,
5788 u32 tx_flags, u8 *hdr_len)
9a799d71
AK		 5789{
5790 struct ixgbe_adv_tx_context_desc *context_desc;
5791 unsigned int i;
5792 int err;
5793 struct ixgbe_tx_buffer *tx_buffer_info;
9f8cdf4f
JB		 5794 u32 vlan_macip_lens = 0, type_tucmd_mlhl;
5795 u32 mss_l4len_idx, l4len;
9a799d71
AK		 5796
5797 if (skb_is_gso(skb)) {
5798 if (skb_header_cloned(skb)) {
5799 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
5800 if (err)
5801 return err;
5802 }
5803 l4len = tcp_hdrlen(skb);
5804 *hdr_len += l4len;
5805
8327d000 5806 if (skb->protocol == htons(ETH_P_IP)) {
9a799d71
AK		 5807 struct iphdr *iph = ip_hdr(skb);
5808 iph->tot_len = 0;
5809 iph->check = 0;
5810 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
e8e9f696
JP		 5811 iph->daddr, 0,
5812 IPPROTO_TCP,
5813 0);
8e1e8a47 5814 } else if (skb_is_gso_v6(skb)) {
9a799d71
AK		 5815 ipv6_hdr(skb)->payload_len = 0;
5816 tcp_hdr(skb)->check =
5817 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
e8e9f696
JP		 5818 &ipv6_hdr(skb)->daddr,
5819 0, IPPROTO_TCP, 0);
9a799d71
AK		 5820 }
5821
5822 i = tx_ring->next_to_use;
5823
5824 tx_buffer_info = &tx_ring->tx_buffer_info[i];
31f05a2d 5825 context_desc = IXGBE_TX_CTXTDESC_ADV(tx_ring, i);
9a799d71
AK		 5826
5827 /* VLAN MACLEN IPLEN */
5828 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
5829 vlan_macip_lens |=
5830 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
5831 vlan_macip_lens |= ((skb_network_offset(skb)) <<
e8e9f696 5832 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 5833 *hdr_len += skb_network_offset(skb);
5834 vlan_macip_lens |=
5835 (skb_transport_header(skb) - skb_network_header(skb));
5836 *hdr_len +=
5837 (skb_transport_header(skb) - skb_network_header(skb));
5838 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
5839 context_desc->seqnum_seed = 0;
5840
5841 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
9f8cdf4f 5842 type_tucmd_mlhl = (IXGBE_TXD_CMD_DEXT |
e8e9f696 5843 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71 5844
8327d000 5845 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 5846 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
5847 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
5848 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
5849
5850 /* MSS L4LEN IDX */
9f8cdf4f 5851 mss_l4len_idx =
9a799d71
AK		 5852 (skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT);
5853 mss_l4len_idx |= (l4len << IXGBE_ADVTXD_L4LEN_SHIFT);
4eeae6fd
PW		 5854 /* use index 1 for TSO */
5855 mss_l4len_idx |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 5856 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
5857
5858 tx_buffer_info->time_stamp = jiffies;
5859 tx_buffer_info->next_to_watch = i;
5860
5861 i++;
5862 if (i == tx_ring->count)
5863 i = 0;
5864 tx_ring->next_to_use = i;
5865
5866 return true;
5867 }
5868 return false;
5869}
5870
5871static bool ixgbe_tx_csum(struct ixgbe_adapter *adapter,
e8e9f696
JP		 5872 struct ixgbe_ring *tx_ring,
5873 struct sk_buff *skb, u32 tx_flags)
9a799d71
AK		 5874{
5875 struct ixgbe_adv_tx_context_desc *context_desc;
5876 unsigned int i;
5877 struct ixgbe_tx_buffer *tx_buffer_info;
5878 u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0;
5879
5880 if (skb->ip_summed == CHECKSUM_PARTIAL ||
5881 (tx_flags & IXGBE_TX_FLAGS_VLAN)) {
5882 i = tx_ring->next_to_use;
5883 tx_buffer_info = &tx_ring->tx_buffer_info[i];
31f05a2d 5884 context_desc = IXGBE_TX_CTXTDESC_ADV(tx_ring, i);
9a799d71
AK		 5885
5886 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
5887 vlan_macip_lens |=
5888 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
5889 vlan_macip_lens |= (skb_network_offset(skb) <<
e8e9f696 5890 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 5891 if (skb->ip_summed == CHECKSUM_PARTIAL)
5892 vlan_macip_lens |= (skb_transport_header(skb) -
e8e9f696 5893 skb_network_header(skb));
9a799d71
AK		 5894
5895 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
5896 context_desc->seqnum_seed = 0;
5897
5898 type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT |
e8e9f696 5899 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71
AK		 5900
5901 if (skb->ip_summed == CHECKSUM_PARTIAL) {
ca553980
GS		 5902 __be16 protocol;
5903
5904 if (skb->protocol == cpu_to_be16(ETH_P_8021Q)) {
5905 const struct vlan_ethhdr *vhdr =
5906 (const struct vlan_ethhdr *)skb->data;
5907
5908 protocol = vhdr->h_vlan_encapsulated_proto;
5909 } else {
5910 protocol = skb->protocol;
5911 }
5912
5913 switch (protocol) {
09640e63 5914 case cpu_to_be16(ETH_P_IP):
9a799d71 5915 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
41825d71
AK		 5916 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
5917 type_tucmd_mlhl |=
e8e9f696 5918 IXGBE_ADVTXD_TUCMD_L4T_TCP;
45a5ead0
JB		 5919 else if (ip_hdr(skb)->protocol == IPPROTO_SCTP)
5920 type_tucmd_mlhl |=
e8e9f696 5921 IXGBE_ADVTXD_TUCMD_L4T_SCTP;
41825d71 5922 break;
09640e63 5923 case cpu_to_be16(ETH_P_IPV6):
41825d71
AK		 5924 /* XXX what about other V6 headers?? */
5925 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
5926 type_tucmd_mlhl |=
e8e9f696 5927 IXGBE_ADVTXD_TUCMD_L4T_TCP;
45a5ead0
JB		 5928 else if (ipv6_hdr(skb)->nexthdr == IPPROTO_SCTP)
5929 type_tucmd_mlhl |=
e8e9f696 5930 IXGBE_ADVTXD_TUCMD_L4T_SCTP;
41825d71 5931 break;
41825d71
AK		 5932 default:
5933 if (unlikely(net_ratelimit())) {
396e799c
ET		 5934 e_warn(probe, "partial checksum "
5935 "but proto=%x!\n",
5936 skb->protocol);
41825d71
AK		 5937 }
5938 break;
5939 }
9a799d71
AK		 5940 }
5941
5942 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
4eeae6fd 5943 /* use index zero for tx checksum offload */
9a799d71
AK		 5944 context_desc->mss_l4len_idx = 0;
5945
5946 tx_buffer_info->time_stamp = jiffies;
5947 tx_buffer_info->next_to_watch = i;
9f8cdf4f 5948
9a799d71
AK		 5949 i++;
5950 if (i == tx_ring->count)
5951 i = 0;
5952 tx_ring->next_to_use = i;
5953
5954 return true;
5955 }
9f8cdf4f 5956
9a799d71
AK		 5957 return false;
5958}
5959
5960static int ixgbe_tx_map(struct ixgbe_adapter *adapter,
e8e9f696
JP		 5961 struct ixgbe_ring *tx_ring,
5962 struct sk_buff *skb, u32 tx_flags,
5963 unsigned int first)
9a799d71 5964{
e5a43549 5965 struct pci_dev *pdev = adapter->pdev;
9a799d71 5966 struct ixgbe_tx_buffer *tx_buffer_info;
eacd73f7
YZ		 5967 unsigned int len;
5968 unsigned int total = skb->len;
9a799d71
AK		 5969 unsigned int offset = 0, size, count = 0, i;
5970 unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
5971 unsigned int f;
9a799d71
AK		 5972
5973 i = tx_ring->next_to_use;
5974
eacd73f7
YZ		 5975 if (tx_flags & IXGBE_TX_FLAGS_FCOE)
5976 /* excluding fcoe_crc_eof for FCoE */
5977 total -= sizeof(struct fcoe_crc_eof);
5978
5979 len = min(skb_headlen(skb), total);
9a799d71
AK		 5980 while (len) {
5981 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5982 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
5983
5984 tx_buffer_info->length = size;
e5a43549 5985 tx_buffer_info->mapped_as_page = false;
1b507730 5986 tx_buffer_info->dma = dma_map_single(&pdev->dev,
e5a43549 5987 skb->data + offset,
1b507730
NN		 5988 size, DMA_TO_DEVICE);
5989 if (dma_mapping_error(&pdev->dev, tx_buffer_info->dma))
e5a43549 5990 goto dma_error;
9a799d71
AK		 5991 tx_buffer_info->time_stamp = jiffies;
5992 tx_buffer_info->next_to_watch = i;
5993
5994 len -= size;
eacd73f7 5995 total -= size;
9a799d71
AK		 5996 offset += size;
5997 count++;
44df32c5
AD		 5998
5999 if (len) {
6000 i++;
6001 if (i == tx_ring->count)
6002 i = 0;
6003 }
9a799d71
AK		 6004 }
6005
6006 for (f = 0; f < nr_frags; f++) {
6007 struct skb_frag_struct *frag;
6008
6009 frag = &skb_shinfo(skb)->frags[f];
eacd73f7 6010 len = min((unsigned int)frag->size, total);
e5a43549 6011 offset = frag->page_offset;
9a799d71
AK		 6012
6013 while (len) {
44df32c5
AD		 6014 i++;
6015 if (i == tx_ring->count)
6016 i = 0;
6017
9a799d71
AK		 6018 tx_buffer_info = &tx_ring->tx_buffer_info[i];
6019 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
6020
6021 tx_buffer_info->length = size;
1b507730 6022 tx_buffer_info->dma = dma_map_page(&adapter->pdev->dev,
e5a43549
AD		 6023 frag->page,
6024 offset, size,
1b507730 6025 DMA_TO_DEVICE);
e5a43549 6026 tx_buffer_info->mapped_as_page = true;
1b507730 6027 if (dma_mapping_error(&pdev->dev, tx_buffer_info->dma))
e5a43549 6028 goto dma_error;
9a799d71
AK		 6029 tx_buffer_info->time_stamp = jiffies;
6030 tx_buffer_info->next_to_watch = i;
6031
6032 len -= size;
eacd73f7 6033 total -= size;
9a799d71
AK		 6034 offset += size;
6035 count++;
9a799d71 6036 }
eacd73f7
YZ		 6037 if (total == 0)
6038 break;
9a799d71 6039 }
44df32c5 6040
9a799d71
AK		 6041 tx_ring->tx_buffer_info[i].skb = skb;
6042 tx_ring->tx_buffer_info[first].next_to_watch = i;
6043
e5a43549
AD		 6044 return count;
6045
6046dma_error:
849c4542 6047 e_dev_err("TX DMA map failed\n");
e5a43549
AD		 6048
6049 /* clear timestamp and dma mappings for failed tx_buffer_info map */
6050 tx_buffer_info->dma = 0;
6051 tx_buffer_info->time_stamp = 0;
6052 tx_buffer_info->next_to_watch = 0;
c1fa347f
RK		 6053 if (count)
6054 count--;
e5a43549
AD		 6055
6056 /* clear timestamp and dma mappings for remaining portion of packet */
c1fa347f 6057 while (count--) {
e8e9f696 6058 if (i == 0)
e5a43549 6059 i += tx_ring->count;
c1fa347f 6060 i--;
e5a43549
AD		 6061 tx_buffer_info = &tx_ring->tx_buffer_info[i];
6062 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
6063 }
6064
e44d38e1 6065 return 0;
9a799d71
AK		 6066}
6067
6068static void ixgbe_tx_queue(struct ixgbe_adapter *adapter,
e8e9f696
JP		 6069 struct ixgbe_ring *tx_ring,
6070 int tx_flags, int count, u32 paylen, u8 hdr_len)
9a799d71
AK		 6071{
6072 union ixgbe_adv_tx_desc *tx_desc = NULL;
6073 struct ixgbe_tx_buffer *tx_buffer_info;
6074 u32 olinfo_status = 0, cmd_type_len = 0;
6075 unsigned int i;
6076 u32 txd_cmd = IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS | IXGBE_TXD_CMD_IFCS;
6077
6078 cmd_type_len |= IXGBE_ADVTXD_DTYP_DATA;
6079
6080 cmd_type_len |= IXGBE_ADVTXD_DCMD_IFCS | IXGBE_ADVTXD_DCMD_DEXT;
6081
6082 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
6083 cmd_type_len |= IXGBE_ADVTXD_DCMD_VLE;
6084
6085 if (tx_flags & IXGBE_TX_FLAGS_TSO) {
6086 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
6087
6088 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
e8e9f696 6089 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 6090
4eeae6fd
PW		 6091 /* use index 1 context for tso */
6092 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 6093 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
6094 olinfo_status |= IXGBE_TXD_POPTS_IXSM <<
e8e9f696 6095 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71
AK		 6096
6097 } else if (tx_flags & IXGBE_TX_FLAGS_CSUM)
6098 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
e8e9f696 6099 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 6100
eacd73f7
YZ		 6101 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6102 olinfo_status |= IXGBE_ADVTXD_CC;
6103 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
6104 if (tx_flags & IXGBE_TX_FLAGS_FSO)
6105 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
6106 }
6107
9a799d71
AK		 6108 olinfo_status |= ((paylen - hdr_len) << IXGBE_ADVTXD_PAYLEN_SHIFT);
6109
6110 i = tx_ring->next_to_use;
6111 while (count--) {
6112 tx_buffer_info = &tx_ring->tx_buffer_info[i];
31f05a2d 6113 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
9a799d71
AK		 6114 tx_desc->read.buffer_addr = cpu_to_le64(tx_buffer_info->dma);
6115 tx_desc->read.cmd_type_len =
e8e9f696 6116 cpu_to_le32(cmd_type_len | tx_buffer_info->length);
9a799d71 6117 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
9a799d71
AK		 6118 i++;
6119 if (i == tx_ring->count)
6120 i = 0;
6121 }
6122
6123 tx_desc->read.cmd_type_len |= cpu_to_le32(txd_cmd);
6124
6125 /*
6126 * Force memory writes to complete before letting h/w
6127 * know there are new descriptors to fetch. (Only
6128 * applicable for weak-ordered memory model archs,
6129 * such as IA-64).
6130 */
6131 wmb();
6132
6133 tx_ring->next_to_use = i;
6134 writel(i, adapter->hw.hw_addr + tx_ring->tail);
6135}
6136
c4cf55e5 6137static void ixgbe_atr(struct ixgbe_adapter *adapter, struct sk_buff *skb,
e8e9f696 6138 int queue, u32 tx_flags)
c4cf55e5 6139{
c4cf55e5
PWJ		 6140 struct ixgbe_atr_input atr_input;
6141 struct tcphdr *th;
c4cf55e5
PWJ		 6142 struct iphdr *iph = ip_hdr(skb);
6143 struct ethhdr *eth = (struct ethhdr *)skb->data;
6144 u16 vlan_id, src_port, dst_port, flex_bytes;
6145 u32 src_ipv4_addr, dst_ipv4_addr;
6146 u8 l4type = 0;
6147
d3ead241
GG		 6148 /* Right now, we support IPv4 only */
6149 if (skb->protocol != htons(ETH_P_IP))
6150 return;
c4cf55e5
PWJ		 6151 /* check if we're UDP or TCP */
6152 if (iph->protocol == IPPROTO_TCP) {
6153 th = tcp_hdr(skb);
6154 src_port = th->source;
6155 dst_port = th->dest;
6156 l4type |= IXGBE_ATR_L4TYPE_TCP;
6157 /* l4type IPv4 type is 0, no need to assign */
c4cf55e5
PWJ		 6158 } else {
6159 /* Unsupported L4 header, just bail here */
6160 return;
6161 }
6162
6163 memset(&atr_input, 0, sizeof(struct ixgbe_atr_input));
6164
6165 vlan_id = (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK) >>
e8e9f696 6166 IXGBE_TX_FLAGS_VLAN_SHIFT;
c4cf55e5
PWJ		 6167 src_ipv4_addr = iph->saddr;
6168 dst_ipv4_addr = iph->daddr;
6169 flex_bytes = eth->h_proto;
6170
6171 ixgbe_atr_set_vlan_id_82599(&atr_input, vlan_id);
6172 ixgbe_atr_set_src_port_82599(&atr_input, dst_port);
6173 ixgbe_atr_set_dst_port_82599(&atr_input, src_port);
6174 ixgbe_atr_set_flex_byte_82599(&atr_input, flex_bytes);
6175 ixgbe_atr_set_l4type_82599(&atr_input, l4type);
6176 /* src and dst are inverted, think how the receiver sees them */
6177 ixgbe_atr_set_src_ipv4_82599(&atr_input, dst_ipv4_addr);
6178 ixgbe_atr_set_dst_ipv4_82599(&atr_input, src_ipv4_addr);
6179
6180 /* This assumes the Rx queue and Tx queue are bound to the same CPU */
6181 ixgbe_fdir_add_signature_filter_82599(&adapter->hw, &atr_input, queue);
6182}
6183
e092be60 6184static int __ixgbe_maybe_stop_tx(struct net_device *netdev,
e8e9f696 6185 struct ixgbe_ring *tx_ring, int size)
e092be60 6186{
30eba97a 6187 netif_stop_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 6188 /* Herbert's original patch had:
6189 * smp_mb__after_netif_stop_queue();
6190 * but since that doesn't exist yet, just open code it. */
6191 smp_mb();
6192
6193 /* We need to check again in a case another CPU has just
6194 * made room available. */
6195 if (likely(IXGBE_DESC_UNUSED(tx_ring) < size))
6196 return -EBUSY;
6197
6198 /* A reprieve! - use start_queue because it doesn't call schedule */
af72166f 6199 netif_start_subqueue(netdev, tx_ring->queue_index);
7ca3bc58 6200 ++tx_ring->restart_queue;
e092be60
AV		 6201 return 0;
6202}
6203
6204static int ixgbe_maybe_stop_tx(struct net_device *netdev,
e8e9f696 6205 struct ixgbe_ring *tx_ring, int size)
e092be60
AV		 6206{
6207 if (likely(IXGBE_DESC_UNUSED(tx_ring) >= size))
6208 return 0;
6209 return __ixgbe_maybe_stop_tx(netdev, tx_ring, size);
6210}
6211
09a3b1f8
SH		 6212static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb)
6213{
6214 struct ixgbe_adapter *adapter = netdev_priv(dev);
5f715823 6215 int txq = smp_processor_id();
09a3b1f8 6216
56075a98
JF		 6217#ifdef IXGBE_FCOE
6218 if ((skb->protocol == htons(ETH_P_FCOE)) ||
6219 (skb->protocol == htons(ETH_P_FIP))) {
6220 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
6221 txq &= (adapter->ring_feature[RING_F_FCOE].indices - 1);
6222 txq += adapter->ring_feature[RING_F_FCOE].mask;
6223 return txq;
4bc091d8 6224#ifdef CONFIG_IXGBE_DCB
56075a98
JF		 6225 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6226 txq = adapter->fcoe.up;
6227 return txq;
4bc091d8 6228#endif
56075a98
JF		 6229 }
6230 }
6231#endif
6232
fdd3d631
KK		 6233 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
6234 while (unlikely(txq >= dev->real_num_tx_queues))
6235 txq -= dev->real_num_tx_queues;
5f715823 6236 return txq;
fdd3d631 6237 }
c4cf55e5 6238
2ea186ae
JF		 6239 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6240 if (skb->priority == TC_PRIO_CONTROL)
6241 txq = adapter->ring_feature[RING_F_DCB].indices-1;
6242 else
6243 txq = (skb->vlan_tci & IXGBE_TX_FLAGS_VLAN_PRIO_MASK)
6244 >> 13;
6245 return txq;
6246 }
09a3b1f8
SH		 6247
6248 return skb_tx_hash(dev, skb);
6249}
6250
84418e3b
AD		 6251netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *skb, struct net_device *netdev,
6252 struct ixgbe_adapter *adapter,
6253 struct ixgbe_ring *tx_ring)
9a799d71 6254{
60d51134 6255 struct netdev_queue *txq;
9a799d71
AK		 6256 unsigned int first;
6257 unsigned int tx_flags = 0;
30eba97a 6258 u8 hdr_len = 0;
5f715823 6259 int tso;
9a799d71
AK		 6260 int count = 0;
6261 unsigned int f;
9f8cdf4f 6262
9f8cdf4f
JB		 6263 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
6264 tx_flags |= vlan_tx_tag_get(skb);
2f90b865
AD		 6265 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6266 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
5f715823 6267 tx_flags |= ((skb->queue_mapping & 0x7) << 13);
2f90b865
AD		 6268 }
6269 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
6270 tx_flags |= IXGBE_TX_FLAGS_VLAN;
33c66bd1
JF		 6271 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED &&
6272 skb->priority != TC_PRIO_CONTROL) {
2ea186ae
JF		 6273 tx_flags |= ((skb->queue_mapping & 0x7) << 13);
6274 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
6275 tx_flags |= IXGBE_TX_FLAGS_VLAN;
9a799d71 6276 }
eacd73f7 6277
09ad1cc0 6278#ifdef IXGBE_FCOE
56075a98
JF		 6279 /* for FCoE with DCB, we force the priority to what
6280 * was specified by the switch */
6281 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED &&
6282 (skb->protocol == htons(ETH_P_FCOE) ||
6283 skb->protocol == htons(ETH_P_FIP))) {
4bc091d8
JF		 6284#ifdef CONFIG_IXGBE_DCB
6285 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6286 tx_flags &= ~(IXGBE_TX_FLAGS_VLAN_PRIO_MASK
6287 << IXGBE_TX_FLAGS_VLAN_SHIFT);
6288 tx_flags |= ((adapter->fcoe.up << 13)
6289 << IXGBE_TX_FLAGS_VLAN_SHIFT);
6290 }
6291#endif
ca77cd59
RL		 6292 /* flag for FCoE offloads */
6293 if (skb->protocol == htons(ETH_P_FCOE))
6294 tx_flags |= IXGBE_TX_FLAGS_FCOE;
09ad1cc0 6295 }
ca77cd59
RL		 6296#endif
6297
eacd73f7 6298 /* four things can cause us to need a context descriptor */
9f8cdf4f
JB		 6299 if (skb_is_gso(skb) ||
6300 (skb->ip_summed == CHECKSUM_PARTIAL) ||
eacd73f7
YZ		 6301 (tx_flags & IXGBE_TX_FLAGS_VLAN) ||
6302 (tx_flags & IXGBE_TX_FLAGS_FCOE))
9a799d71
AK		 6303 count++;
6304
9f8cdf4f
JB		 6305 count += TXD_USE_COUNT(skb_headlen(skb));
6306 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
9a799d71
AK		 6307 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
6308
e092be60 6309 if (ixgbe_maybe_stop_tx(netdev, tx_ring, count)) {
9a799d71 6310 adapter->tx_busy++;
9a799d71
AK		 6311 return NETDEV_TX_BUSY;
6312 }
9a799d71 6313
9a799d71 6314 first = tx_ring->next_to_use;
eacd73f7
YZ		 6315 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6316#ifdef IXGBE_FCOE
6317 /* setup tx offload for FCoE */
6318 tso = ixgbe_fso(adapter, tx_ring, skb, tx_flags, &hdr_len);
6319 if (tso < 0) {
6320 dev_kfree_skb_any(skb);
6321 return NETDEV_TX_OK;
6322 }
6323 if (tso)
6324 tx_flags |= IXGBE_TX_FLAGS_FSO;
6325#endif /* IXGBE_FCOE */
6326 } else {
6327 if (skb->protocol == htons(ETH_P_IP))
6328 tx_flags |= IXGBE_TX_FLAGS_IPV4;
6329 tso = ixgbe_tso(adapter, tx_ring, skb, tx_flags, &hdr_len);
6330 if (tso < 0) {
6331 dev_kfree_skb_any(skb);
6332 return NETDEV_TX_OK;
6333 }
9a799d71 6334
eacd73f7
YZ		 6335 if (tso)
6336 tx_flags |= IXGBE_TX_FLAGS_TSO;
6337 else if (ixgbe_tx_csum(adapter, tx_ring, skb, tx_flags) &&
6338 (skb->ip_summed == CHECKSUM_PARTIAL))
6339 tx_flags |= IXGBE_TX_FLAGS_CSUM;
6340 }
9a799d71 6341
eacd73f7 6342 count = ixgbe_tx_map(adapter, tx_ring, skb, tx_flags, first);
44df32c5 6343 if (count) {
c4cf55e5
PWJ		 6344 /* add the ATR filter if ATR is on */
6345 if (tx_ring->atr_sample_rate) {
6346 ++tx_ring->atr_count;
6347 if ((tx_ring->atr_count >= tx_ring->atr_sample_rate) &&
e8e9f696
JP		 6348 test_bit(__IXGBE_FDIR_INIT_DONE,
6349 &tx_ring->reinit_state)) {
c4cf55e5 6350 ixgbe_atr(adapter, skb, tx_ring->queue_index,
e8e9f696 6351 tx_flags);
c4cf55e5
PWJ		 6352 tx_ring->atr_count = 0;
6353 }
6354 }
60d51134
ED		 6355 txq = netdev_get_tx_queue(netdev, tx_ring->queue_index);
6356 txq->tx_bytes += skb->len;
6357 txq->tx_packets++;
44df32c5 6358 ixgbe_tx_queue(adapter, tx_ring, tx_flags, count, skb->len,
e8e9f696 6359 hdr_len);
44df32c5 6360 ixgbe_maybe_stop_tx(netdev, tx_ring, DESC_NEEDED);
9a799d71 6361
44df32c5
AD		 6362 } else {
6363 dev_kfree_skb_any(skb);
6364 tx_ring->tx_buffer_info[first].time_stamp = 0;
6365 tx_ring->next_to_use = first;
6366 }
9a799d71
AK		 6367
6368 return NETDEV_TX_OK;
6369}
6370
84418e3b
AD		 6371static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
6372{
6373 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6374 struct ixgbe_ring *tx_ring;
6375
6376 tx_ring = adapter->tx_ring[skb->queue_mapping];
6377 return ixgbe_xmit_frame_ring(skb, netdev, adapter, tx_ring);
6378}
6379
9a799d71
AK		 6380/**
6381 * ixgbe_set_mac - Change the Ethernet Address of the NIC
6382 * @netdev: network interface device structure
6383 * @p: pointer to an address structure
6384 *
6385 * Returns 0 on success, negative on failure
6386 **/
6387static int ixgbe_set_mac(struct net_device *netdev, void *p)
6388{
6389 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 6390 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 6391 struct sockaddr *addr = p;
6392
6393 if (!is_valid_ether_addr(addr->sa_data))
6394 return -EADDRNOTAVAIL;
6395
6396 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 6397 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 6398
1cdd1ec8
GR		 6399 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
6400 IXGBE_RAH_AV);
9a799d71
AK		 6401
6402 return 0;
6403}
6404
6b73e10d
BH		 6405static int
6406ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr)
6407{
6408 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6409 struct ixgbe_hw *hw = &adapter->hw;
6410 u16 value;
6411 int rc;
6412
6413 if (prtad != hw->phy.mdio.prtad)
6414 return -EINVAL;
6415 rc = hw->phy.ops.read_reg(hw, addr, devad, &value);
6416 if (!rc)
6417 rc = value;
6418 return rc;
6419}
6420
6421static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad,
6422 u16 addr, u16 value)
6423{
6424 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6425 struct ixgbe_hw *hw = &adapter->hw;
6426
6427 if (prtad != hw->phy.mdio.prtad)
6428 return -EINVAL;
6429 return hw->phy.ops.write_reg(hw, addr, devad, value);
6430}
6431
6432static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd)
6433{
6434 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6435
6436 return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd);
6437}
6438
0365e6e4
PW		 6439/**
6440 * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding
31278e71 6441 * netdev->dev_addrs
0365e6e4
PW		 6442 * @netdev: network interface device structure
6443 *
6444 * Returns non-zero on failure
6445 **/
6446static int ixgbe_add_sanmac_netdev(struct net_device *dev)
6447{
6448 int err = 0;
6449 struct ixgbe_adapter *adapter = netdev_priv(dev);
6450 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6451
6452 if (is_valid_ether_addr(mac->san_addr)) {
6453 rtnl_lock();
6454 err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6455 rtnl_unlock();
6456 }
6457 return err;
6458}
6459
6460/**
6461 * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding
31278e71 6462 * netdev->dev_addrs
0365e6e4
PW		 6463 * @netdev: network interface device structure
6464 *
6465 * Returns non-zero on failure
6466 **/
6467static int ixgbe_del_sanmac_netdev(struct net_device *dev)
6468{
6469 int err = 0;
6470 struct ixgbe_adapter *adapter = netdev_priv(dev);
6471 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6472
6473 if (is_valid_ether_addr(mac->san_addr)) {
6474 rtnl_lock();
6475 err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6476 rtnl_unlock();
6477 }
6478 return err;
6479}
6480
9a799d71
AK		 6481#ifdef CONFIG_NET_POLL_CONTROLLER
6482/*
6483 * Polling 'interrupt' - used by things like netconsole to send skbs
6484 * without having to re-enable interrupts. It's not called while
6485 * the interrupt routine is executing.
6486 */
6487static void ixgbe_netpoll(struct net_device *netdev)
6488{
6489 struct ixgbe_adapter *adapter = netdev_priv(netdev);
8f9a7167 6490 int i;
9a799d71 6491
1a647bd2
AD		 6492 /* if interface is down do nothing */
6493 if (test_bit(__IXGBE_DOWN, &adapter->state))
6494 return;
6495
9a799d71 6496 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
8f9a7167
PWJ		 6497 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
6498 int num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
6499 for (i = 0; i < num_q_vectors; i++) {
6500 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
6501 ixgbe_msix_clean_many(0, q_vector);
6502 }
6503 } else {
6504 ixgbe_intr(adapter->pdev->irq, netdev);
6505 }
9a799d71 6506 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
9a799d71
AK		 6507}
6508#endif
6509
0edc3527 6510static const struct net_device_ops ixgbe_netdev_ops = {
e8e9f696 6511 .ndo_open = ixgbe_open,
0edc3527 6512 .ndo_stop = ixgbe_close,
00829823 6513 .ndo_start_xmit = ixgbe_xmit_frame,
09a3b1f8 6514 .ndo_select_queue = ixgbe_select_queue,
e90d400c 6515 .ndo_set_rx_mode = ixgbe_set_rx_mode,
0edc3527
SH		 6516 .ndo_set_multicast_list = ixgbe_set_rx_mode,
6517 .ndo_validate_addr = eth_validate_addr,
6518 .ndo_set_mac_address = ixgbe_set_mac,
6519 .ndo_change_mtu = ixgbe_change_mtu,
6520 .ndo_tx_timeout = ixgbe_tx_timeout,
6521 .ndo_vlan_rx_register = ixgbe_vlan_rx_register,
6522 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
6523 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
6b73e10d 6524 .ndo_do_ioctl = ixgbe_ioctl,
7f01648a
GR		 6525 .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac,
6526 .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan,
6527 .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw,
6528 .ndo_get_vf_config = ixgbe_ndo_get_vf_config,
0edc3527
SH		 6529#ifdef CONFIG_NET_POLL_CONTROLLER
6530 .ndo_poll_controller = ixgbe_netpoll,
6531#endif
332d4a7d
YZ		 6532#ifdef IXGBE_FCOE
6533 .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get,
6534 .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put,
8450ff8c
YZ		 6535 .ndo_fcoe_enable = ixgbe_fcoe_enable,
6536 .ndo_fcoe_disable = ixgbe_fcoe_disable,
61a1fa10 6537 .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn,
332d4a7d 6538#endif /* IXGBE_FCOE */
0edc3527
SH		 6539};
6540
1cdd1ec8
GR		 6541static void __devinit ixgbe_probe_vf(struct ixgbe_adapter *adapter,
6542 const struct ixgbe_info *ii)
6543{
6544#ifdef CONFIG_PCI_IOV
6545 struct ixgbe_hw *hw = &adapter->hw;
6546 int err;
6547
6548 if (hw->mac.type != ixgbe_mac_82599EB || !max_vfs)
6549 return;
6550
6551 /* The 82599 supports up to 64 VFs per physical function
6552 * but this implementation limits allocation to 63 so that
6553 * basic networking resources are still available to the
6554 * physical function
6555 */
6556 adapter->num_vfs = (max_vfs > 63) ? 63 : max_vfs;
6557 adapter->flags |= IXGBE_FLAG_SRIOV_ENABLED;
6558 err = pci_enable_sriov(adapter->pdev, adapter->num_vfs);
6559 if (err) {
396e799c 6560 e_err(probe, "Failed to enable PCI sriov: %d\n", err);
1cdd1ec8
GR		 6561 goto err_novfs;
6562 }
6563 /* If call to enable VFs succeeded then allocate memory
6564 * for per VF control structures.
6565 */
6566 adapter->vfinfo =
6567 kcalloc(adapter->num_vfs,
6568 sizeof(struct vf_data_storage), GFP_KERNEL);
6569 if (adapter->vfinfo) {
6570 /* Now that we're sure SR-IOV is enabled
6571 * and memory allocated set up the mailbox parameters
6572 */
6573 ixgbe_init_mbx_params_pf(hw);
6574 memcpy(&hw->mbx.ops, ii->mbx_ops,
6575 sizeof(hw->mbx.ops));
6576
6577 /* Disable RSC when in SR-IOV mode */
6578 adapter->flags2 &= ~(IXGBE_FLAG2_RSC_CAPABLE |
6579 IXGBE_FLAG2_RSC_ENABLED);
6580 return;
6581 }
6582
6583 /* Oh oh */
396e799c
ET		 6584 e_err(probe, "Unable to allocate memory for VF Data Storage - "
6585 "SRIOV disabled\n");
1cdd1ec8
GR		 6586 pci_disable_sriov(adapter->pdev);
6587
6588err_novfs:
6589 adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED;
6590 adapter->num_vfs = 0;
6591#endif /* CONFIG_PCI_IOV */
6592}
6593
9a799d71
AK		 6594/**
6595 * ixgbe_probe - Device Initialization Routine
6596 * @pdev: PCI device information struct
6597 * @ent: entry in ixgbe_pci_tbl
6598 *
6599 * Returns 0 on success, negative on failure
6600 *
6601 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
6602 * The OS initialization, configuring of the adapter private structure,
6603 * and a hardware reset occur.
6604 **/
6605static int __devinit ixgbe_probe(struct pci_dev *pdev,
e8e9f696 6606 const struct pci_device_id *ent)
9a799d71
AK		 6607{
6608 struct net_device *netdev;
6609 struct ixgbe_adapter *adapter = NULL;
6610 struct ixgbe_hw *hw;
6611 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71
AK		 6612 static int cards_found;
6613 int i, err, pci_using_dac;
c85a2618 6614 unsigned int indices = num_possible_cpus();
eacd73f7
YZ		 6615#ifdef IXGBE_FCOE
6616 u16 device_caps;
6617#endif
c44ade9e 6618 u32 part_num, eec;
9a799d71 6619
bded64a7
AG		 6620 /* Catch broken hardware that put the wrong VF device ID in
6621 * the PCIe SR-IOV capability.
6622 */
6623 if (pdev->is_virtfn) {
6624 WARN(1, KERN_ERR "%s (%hx:%hx) should not be a VF!\n",
6625 pci_name(pdev), pdev->vendor, pdev->device);
6626 return -EINVAL;
6627 }
6628
9ce77666 6629 err = pci_enable_device_mem(pdev);
9a799d71
AK		 6630 if (err)
6631 return err;
6632
1b507730
NN		 6633 if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64)) &&
6634 !dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64))) {
9a799d71
AK		 6635 pci_using_dac = 1;
6636 } else {
1b507730 6637 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
9a799d71 6638 if (err) {
1b507730
NN		 6639 err = dma_set_coherent_mask(&pdev->dev,
6640 DMA_BIT_MASK(32));
9a799d71 6641 if (err) {
b8bc0421
DC		 6642 dev_err(&pdev->dev,
6643 "No usable DMA configuration, aborting\n");
9a799d71
AK		 6644 goto err_dma;
6645 }
6646 }
6647 pci_using_dac = 0;
6648 }
6649
9ce77666 6650 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 6651 IORESOURCE_MEM), ixgbe_driver_name);
9a799d71 6652 if (err) {
b8bc0421
DC		 6653 dev_err(&pdev->dev,
6654 "pci_request_selected_regions failed 0x%x\n", err);
9a799d71
AK		 6655 goto err_pci_reg;
6656 }
6657
19d5afd4 6658 pci_enable_pcie_error_reporting(pdev);
6fabd715 6659
9a799d71 6660 pci_set_master(pdev);
fb3b27bc 6661 pci_save_state(pdev);
9a799d71 6662
c85a2618
JF		 6663 if (ii->mac == ixgbe_mac_82598EB)
6664 indices = min_t(unsigned int, indices, IXGBE_MAX_RSS_INDICES);
6665 else
6666 indices = min_t(unsigned int, indices, IXGBE_MAX_FDIR_INDICES);
6667
6668 indices = max_t(unsigned int, indices, IXGBE_MAX_DCB_INDICES);
6669#ifdef IXGBE_FCOE
6670 indices += min_t(unsigned int, num_possible_cpus(),
6671 IXGBE_MAX_FCOE_INDICES);
6672#endif
c85a2618 6673 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices);
9a799d71
AK		 6674 if (!netdev) {
6675 err = -ENOMEM;
6676 goto err_alloc_etherdev;
6677 }
6678
9a799d71
AK		 6679 SET_NETDEV_DEV(netdev, &pdev->dev);
6680
6681 pci_set_drvdata(pdev, netdev);
6682 adapter = netdev_priv(netdev);
6683
6684 adapter->netdev = netdev;
6685 adapter->pdev = pdev;
6686 hw = &adapter->hw;
6687 hw->back = adapter;
6688 adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
6689
05857980 6690 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
e8e9f696 6691 pci_resource_len(pdev, 0));
9a799d71
AK		 6692 if (!hw->hw_addr) {
6693 err = -EIO;
6694 goto err_ioremap;
6695 }
6696
6697 for (i = 1; i <= 5; i++) {
6698 if (pci_resource_len(pdev, i) == 0)
6699 continue;
6700 }
6701
0edc3527 6702 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 6703 ixgbe_set_ethtool_ops(netdev);
9a799d71 6704 netdev->watchdog_timeo = 5 * HZ;
9a799d71
AK		 6705 strcpy(netdev->name, pci_name(pdev));
6706
9a799d71
AK		 6707 adapter->bd_number = cards_found;
6708
9a799d71
AK		 6709 /* Setup hw api */
6710 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 6711 hw->mac.type = ii->mac;
9a799d71 6712
c44ade9e
JB		 6713 /* EEPROM */
6714 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
6715 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
6716 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
6717 if (!(eec & (1 << 8)))
6718 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
6719
6720 /* PHY */
6721 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0 6722 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
6b73e10d
BH		 6723 /* ixgbe_identify_phy_generic will set prtad and mmds properly */
6724 hw->phy.mdio.prtad = MDIO_PRTAD_NONE;
6725 hw->phy.mdio.mmds = 0;
6726 hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22;
6727 hw->phy.mdio.dev = netdev;
6728 hw->phy.mdio.mdio_read = ixgbe_mdio_read;
6729 hw->phy.mdio.mdio_write = ixgbe_mdio_write;
c4900be0
DS		 6730
6731 /* set up this timer and work struct before calling get_invariants
6732 * which might start the timer
6733 */
6734 init_timer(&adapter->sfp_timer);
c061b18d 6735 adapter->sfp_timer.function = ixgbe_sfp_timer;
c4900be0
DS		 6736 adapter->sfp_timer.data = (unsigned long) adapter;
6737
6738 INIT_WORK(&adapter->sfp_task, ixgbe_sfp_task);
c44ade9e 6739
e8e26350
PW		 6740 /* multispeed fiber has its own tasklet, called from GPI SDP1 context */
6741 INIT_WORK(&adapter->multispeed_fiber_task, ixgbe_multispeed_fiber_task);
6742
6743 /* a new SFP+ module arrival, called from GPI SDP2 context */
6744 INIT_WORK(&adapter->sfp_config_module_task,
e8e9f696 6745 ixgbe_sfp_config_module_task);
e8e26350 6746
8ca783ab 6747 ii->get_invariants(hw);
9a799d71
AK		 6748
6749 /* setup the private structure */
6750 err = ixgbe_sw_init(adapter);
6751 if (err)
6752 goto err_sw_init;
6753
e86bff0e
DS		 6754 /* Make it possible the adapter to be woken up via WOL */
6755 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
6756 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6757
bf069c97
DS		 6758 /*
6759 * If there is a fan on this device and it has failed log the
6760 * failure.
6761 */
6762 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
6763 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
6764 if (esdp & IXGBE_ESDP_SDP1)
396e799c 6765 e_crit(probe, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 6766 }
6767
c44ade9e 6768 /* reset_hw fills in the perm_addr as well */
119fc60a 6769 hw->phy.reset_if_overtemp = true;
c44ade9e 6770 err = hw->mac.ops.reset_hw(hw);
119fc60a 6771 hw->phy.reset_if_overtemp = false;
8ca783ab
DS		 6772 if (err == IXGBE_ERR_SFP_NOT_PRESENT &&
6773 hw->mac.type == ixgbe_mac_82598EB) {
6774 /*
6775 * Start a kernel thread to watch for a module to arrive.
6776 * Only do this for 82598, since 82599 will generate
6777 * interrupts on module arrival.
6778 */
6779 set_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
6780 mod_timer(&adapter->sfp_timer,
6781 round_jiffies(jiffies + (2 * HZ)));
6782 err = 0;
6783 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 6784 e_dev_err("failed to initialize because an unsupported SFP+ "
6785 "module type was detected.\n");
6786 e_dev_err("Reload the driver after installing a supported "
6787 "module.\n");
04f165ef
PW		 6788 goto err_sw_init;
6789 } else if (err) {
849c4542 6790 e_dev_err("HW Init failed: %d\n", err);
c44ade9e
JB		 6791 goto err_sw_init;
6792 }
6793
1cdd1ec8
GR		 6794 ixgbe_probe_vf(adapter, ii);
6795
396e799c 6796 netdev->features = NETIF_F_SG |
e8e9f696
JP		 6797 NETIF_F_IP_CSUM |
6798 NETIF_F_HW_VLAN_TX |
6799 NETIF_F_HW_VLAN_RX |
6800 NETIF_F_HW_VLAN_FILTER;
9a799d71 6801
e9990a9c 6802 netdev->features |= NETIF_F_IPV6_CSUM;
9a799d71 6803 netdev->features |= NETIF_F_TSO;
9a799d71 6804 netdev->features |= NETIF_F_TSO6;
78b6f4ce 6805 netdev->features |= NETIF_F_GRO;
ad31c402 6806
45a5ead0
JB		 6807 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
6808 netdev->features |= NETIF_F_SCTP_CSUM;
6809
ad31c402
JK		 6810 netdev->vlan_features |= NETIF_F_TSO;
6811 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 6812 netdev->vlan_features |= NETIF_F_IP_CSUM;
cd1da503 6813 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
ad31c402
JK		 6814 netdev->vlan_features |= NETIF_F_SG;
6815
1cdd1ec8
GR		 6816 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6817 adapter->flags &= ~(IXGBE_FLAG_RSS_ENABLED |
6818 IXGBE_FLAG_DCB_ENABLED);
2f90b865
AD		 6819 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
6820 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
6821
7a6b6f51 6822#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 6823 netdev->dcbnl_ops = &dcbnl_ops;
6824#endif
6825
eacd73f7 6826#ifdef IXGBE_FCOE
0d551589 6827 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
eacd73f7
YZ		 6828 if (hw->mac.ops.get_device_caps) {
6829 hw->mac.ops.get_device_caps(hw, &device_caps);
0d551589
YZ		 6830 if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS)
6831 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
eacd73f7
YZ		 6832 }
6833 }
5e09d7f6
YZ		 6834 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
6835 netdev->vlan_features |= NETIF_F_FCOE_CRC;
6836 netdev->vlan_features |= NETIF_F_FSO;
6837 netdev->vlan_features |= NETIF_F_FCOE_MTU;
6838 }
eacd73f7 6839#endif /* IXGBE_FCOE */
9a799d71
AK		 6840 if (pci_using_dac)
6841 netdev->features |= NETIF_F_HIGHDMA;
6842
0c19d6af 6843 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
f8212f97
AD		 6844 netdev->features |= NETIF_F_LRO;
6845
9a799d71 6846 /* make sure the EEPROM is good */
c44ade9e 6847 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
849c4542 6848 e_dev_err("The EEPROM Checksum Is Not Valid\n");
9a799d71
AK		 6849 err = -EIO;
6850 goto err_eeprom;
6851 }
6852
6853 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
6854 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
6855
c44ade9e 6856 if (ixgbe_validate_mac_addr(netdev->perm_addr)) {
849c4542 6857 e_dev_err("invalid MAC address\n");
9a799d71
AK		 6858 err = -EIO;
6859 goto err_eeprom;
6860 }
6861
61fac744
PW		 6862 /* power down the optics */
6863 if (hw->phy.multispeed_fiber)
6864 hw->mac.ops.disable_tx_laser(hw);
6865
9a799d71 6866 init_timer(&adapter->watchdog_timer);
c061b18d 6867 adapter->watchdog_timer.function = ixgbe_watchdog;
9a799d71
AK		 6868 adapter->watchdog_timer.data = (unsigned long)adapter;
6869
6870 INIT_WORK(&adapter->reset_task, ixgbe_reset_task);
cf8280ee 6871 INIT_WORK(&adapter->watchdog_task, ixgbe_watchdog_task);
9a799d71 6872
021230d4
AV		 6873 err = ixgbe_init_interrupt_scheme(adapter);
6874 if (err)
6875 goto err_sw_init;
9a799d71 6876
e8e26350
PW		 6877 switch (pdev->device) {
6878 case IXGBE_DEV_ID_82599_KX4:
495dce12 6879 adapter->wol = (IXGBE_WUFC_MAG | IXGBE_WUFC_EX |
e8e9f696 6880 IXGBE_WUFC_MC | IXGBE_WUFC_BC);
e8e26350
PW		 6881 break;
6882 default:
6883 adapter->wol = 0;
6884 break;
6885 }
e8e26350
PW		 6886 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
6887
04f165ef
PW		 6888 /* pick up the PCI bus settings for reporting later */
6889 hw->mac.ops.get_bus_info(hw);
6890
9a799d71 6891 /* print bus type/speed/width info */
849c4542 6892 e_dev_info("(PCI Express:%s:%s) %pM\n",
e8e9f696
JP		 6893 (hw->bus.speed == ixgbe_bus_speed_5000 ? "5.0Gb/s" :
6894 hw->bus.speed == ixgbe_bus_speed_2500 ? "2.5Gb/s" :
6895 "Unknown"),
6896 (hw->bus.width == ixgbe_bus_width_pcie_x8 ? "Width x8" :
6897 hw->bus.width == ixgbe_bus_width_pcie_x4 ? "Width x4" :
6898 hw->bus.width == ixgbe_bus_width_pcie_x1 ? "Width x1" :
6899 "Unknown"),
6900 netdev->dev_addr);
c44ade9e 6901 ixgbe_read_pba_num_generic(hw, &part_num);
e8e26350 6902 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
849c4542
ET		 6903 e_dev_info("MAC: %d, PHY: %d, SFP+: %d, "
6904 "PBA No: %06x-%03x\n",
6905 hw->mac.type, hw->phy.type, hw->phy.sfp_type,
6906 (part_num >> 8), (part_num & 0xff));
e8e26350 6907 else
849c4542
ET		 6908 e_dev_info("MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
6909 hw->mac.type, hw->phy.type,
6910 (part_num >> 8), (part_num & 0xff));
9a799d71 6911
e8e26350 6912 if (hw->bus.width <= ixgbe_bus_width_pcie_x4) {
849c4542
ET		 6913 e_dev_warn("PCI-Express bandwidth available for this card is "
6914 "not sufficient for optimal performance.\n");
6915 e_dev_warn("For optimal performance a x8 PCI-Express slot "
6916 "is required.\n");
0c254d86
AK		 6917 }
6918
34b0368c
PWJ		 6919 /* save off EEPROM version number */
6920 hw->eeprom.ops.read(hw, 0x29, &adapter->eeprom_version);
6921
9a799d71 6922 /* reset the hardware with the new settings */
794caeb2 6923 err = hw->mac.ops.start_hw(hw);
c44ade9e 6924
794caeb2
PWJ		 6925 if (err == IXGBE_ERR_EEPROM_VERSION) {
6926 /* We are running on a pre-production device, log a warning */
849c4542
ET		 6927 e_dev_warn("This device is a pre-production adapter/LOM. "
6928 "Please be aware there may be issues associated "
6929 "with your hardware. If you are experiencing "
6930 "problems please contact your Intel or hardware "
6931 "representative who provided you with this "
6932 "hardware.\n");
794caeb2 6933 }
9a799d71
AK		 6934 strcpy(netdev->name, "eth%d");
6935 err = register_netdev(netdev);
6936 if (err)
6937 goto err_register;
6938
54386467
JB		 6939 /* carrier off reporting is important to ethtool even BEFORE open */
6940 netif_carrier_off(netdev);
6941
c4cf55e5
PWJ		 6942 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
6943 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
6944 INIT_WORK(&adapter->fdir_reinit_task, ixgbe_fdir_reinit_task);
6945
119fc60a 6946 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
e8e9f696
JP		 6947 INIT_WORK(&adapter->check_overtemp_task,
6948 ixgbe_check_overtemp_task);
5dd2d332 6949#ifdef CONFIG_IXGBE_DCA
652f093f 6950 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd 6951 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 6952 ixgbe_setup_dca(adapter);
6953 }
6954#endif
1cdd1ec8 6955 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
396e799c 6956 e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs);
1cdd1ec8
GR		 6957 for (i = 0; i < adapter->num_vfs; i++)
6958 ixgbe_vf_configuration(pdev, (i | 0x10000000));
6959 }
6960
0365e6e4
PW		 6961 /* add san mac addr to netdev */
6962 ixgbe_add_sanmac_netdev(netdev);
9a799d71 6963
849c4542 6964 e_dev_info("Intel(R) 10 Gigabit Network Connection\n");
9a799d71
AK		 6965 cards_found++;
6966 return 0;
6967
6968err_register:
5eba3699 6969 ixgbe_release_hw_control(adapter);
7a921c93 6970 ixgbe_clear_interrupt_scheme(adapter);
9a799d71
AK		 6971err_sw_init:
6972err_eeprom:
1cdd1ec8
GR		 6973 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6974 ixgbe_disable_sriov(adapter);
c4900be0
DS		 6975 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
6976 del_timer_sync(&adapter->sfp_timer);
6977 cancel_work_sync(&adapter->sfp_task);
e8e26350
PW		 6978 cancel_work_sync(&adapter->multispeed_fiber_task);
6979 cancel_work_sync(&adapter->sfp_config_module_task);
9a799d71
AK		 6980 iounmap(hw->hw_addr);
6981err_ioremap:
6982 free_netdev(netdev);
6983err_alloc_etherdev:
e8e9f696
JP		 6984 pci_release_selected_regions(pdev,
6985 pci_select_bars(pdev, IORESOURCE_MEM));
9a799d71
AK		 6986err_pci_reg:
6987err_dma:
6988 pci_disable_device(pdev);
6989 return err;
6990}
6991
6992/**
6993 * ixgbe_remove - Device Removal Routine
6994 * @pdev: PCI device information struct
6995 *
6996 * ixgbe_remove is called by the PCI subsystem to alert the driver
6997 * that it should release a PCI device. The could be caused by a
6998 * Hot-Plug event, or because the driver is going to be removed from
6999 * memory.
7000 **/
7001static void __devexit ixgbe_remove(struct pci_dev *pdev)
7002{
7003 struct net_device *netdev = pci_get_drvdata(pdev);
7004 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7005
7006 set_bit(__IXGBE_DOWN, &adapter->state);
c4900be0
DS		 7007 /* clear the module not found bit to make sure the worker won't
7008 * reschedule
7009 */
7010 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
9a799d71
AK		 7011 del_timer_sync(&adapter->watchdog_timer);
7012
c4900be0
DS		 7013 del_timer_sync(&adapter->sfp_timer);
7014 cancel_work_sync(&adapter->watchdog_task);
7015 cancel_work_sync(&adapter->sfp_task);
e8e26350
PW		 7016 cancel_work_sync(&adapter->multispeed_fiber_task);
7017 cancel_work_sync(&adapter->sfp_config_module_task);
c4cf55e5
PWJ		 7018 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
7019 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
7020 cancel_work_sync(&adapter->fdir_reinit_task);
9a799d71
AK		 7021 flush_scheduled_work();
7022
5dd2d332 7023#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7024 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
7025 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
7026 dca_remove_requester(&pdev->dev);
7027 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
7028 }
7029
7030#endif
332d4a7d
YZ		 7031#ifdef IXGBE_FCOE
7032 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
7033 ixgbe_cleanup_fcoe(adapter);
7034
7035#endif /* IXGBE_FCOE */
0365e6e4
PW		 7036
7037 /* remove the added san mac */
7038 ixgbe_del_sanmac_netdev(netdev);
7039
c4900be0
DS		 7040 if (netdev->reg_state == NETREG_REGISTERED)
7041 unregister_netdev(netdev);
9a799d71 7042
1cdd1ec8
GR		 7043 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
7044 ixgbe_disable_sriov(adapter);
7045
7a921c93 7046 ixgbe_clear_interrupt_scheme(adapter);
5eba3699 7047
021230d4 7048 ixgbe_release_hw_control(adapter);
9a799d71
AK		 7049
7050 iounmap(adapter->hw.hw_addr);
9ce77666 7051 pci_release_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 7052 IORESOURCE_MEM));
9a799d71 7053
849c4542 7054 e_dev_info("complete\n");
021230d4 7055
9a799d71
AK		 7056 free_netdev(netdev);
7057
19d5afd4 7058 pci_disable_pcie_error_reporting(pdev);
6fabd715 7059
9a799d71
AK		 7060 pci_disable_device(pdev);
7061}
7062
7063/**
7064 * ixgbe_io_error_detected - called when PCI error is detected
7065 * @pdev: Pointer to PCI device
7066 * @state: The current pci connection state
7067 *
7068 * This function is called after a PCI bus error affecting
7069 * this device has been detected.
7070 */
7071static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
e8e9f696 7072 pci_channel_state_t state)
9a799d71
AK		 7073{
7074 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7075 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 7076
7077 netif_device_detach(netdev);
7078
3044b8d1
BL		 7079 if (state == pci_channel_io_perm_failure)
7080 return PCI_ERS_RESULT_DISCONNECT;
7081
9a799d71
AK		 7082 if (netif_running(netdev))
7083 ixgbe_down(adapter);
7084 pci_disable_device(pdev);
7085
b4617240 7086 /* Request a slot reset. */
9a799d71
AK		 7087 return PCI_ERS_RESULT_NEED_RESET;
7088}
7089
7090/**
7091 * ixgbe_io_slot_reset - called after the pci bus has been reset.
7092 * @pdev: Pointer to PCI device
7093 *
7094 * Restart the card from scratch, as if from a cold-boot.
7095 */
7096static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
7097{
7098 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7099 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6fabd715
PWJ		 7100 pci_ers_result_t result;
7101 int err;
9a799d71 7102
9ce77666 7103 if (pci_enable_device_mem(pdev)) {
396e799c 7104 e_err(probe, "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 7105 result = PCI_ERS_RESULT_DISCONNECT;
7106 } else {
7107 pci_set_master(pdev);
7108 pci_restore_state(pdev);
c0e1f68b 7109 pci_save_state(pdev);
9a799d71 7110
dd4d8ca6 7111 pci_wake_from_d3(pdev, false);
9a799d71 7112
6fabd715 7113 ixgbe_reset(adapter);
88512539 7114 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6fabd715
PWJ		 7115 result = PCI_ERS_RESULT_RECOVERED;
7116 }
7117
7118 err = pci_cleanup_aer_uncorrect_error_status(pdev);
7119 if (err) {
849c4542
ET		 7120 e_dev_err("pci_cleanup_aer_uncorrect_error_status "
7121 "failed 0x%0x\n", err);
6fabd715
PWJ		 7122 /* non-fatal, continue */
7123 }
9a799d71 7124
6fabd715 7125 return result;
9a799d71
AK		 7126}
7127
7128/**
7129 * ixgbe_io_resume - called when traffic can start flowing again.
7130 * @pdev: Pointer to PCI device
7131 *
7132 * This callback is called when the error recovery driver tells us that
7133 * its OK to resume normal operation.
7134 */
7135static void ixgbe_io_resume(struct pci_dev *pdev)
7136{
7137 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7138 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 7139
7140 if (netif_running(netdev)) {
7141 if (ixgbe_up(adapter)) {
396e799c 7142 e_info(probe, "ixgbe_up failed after reset\n");
9a799d71
AK		 7143 return;
7144 }
7145 }
7146
7147 netif_device_attach(netdev);
9a799d71
AK		 7148}
7149
7150static struct pci_error_handlers ixgbe_err_handler = {
7151 .error_detected = ixgbe_io_error_detected,
7152 .slot_reset = ixgbe_io_slot_reset,
7153 .resume = ixgbe_io_resume,
7154};
7155
7156static struct pci_driver ixgbe_driver = {
7157 .name = ixgbe_driver_name,
7158 .id_table = ixgbe_pci_tbl,
7159 .probe = ixgbe_probe,
7160 .remove = __devexit_p(ixgbe_remove),
7161#ifdef CONFIG_PM
7162 .suspend = ixgbe_suspend,
7163 .resume = ixgbe_resume,
7164#endif
7165 .shutdown = ixgbe_shutdown,
7166 .err_handler = &ixgbe_err_handler
7167};
7168
7169/**
7170 * ixgbe_init_module - Driver Registration Routine
7171 *
7172 * ixgbe_init_module is the first routine called when the driver is
7173 * loaded. All it does is register with the PCI subsystem.
7174 **/
7175static int __init ixgbe_init_module(void)
7176{
7177 int ret;
c7689578 7178 pr_info("%s - version %s\n", ixgbe_driver_string, ixgbe_driver_version);
849c4542 7179 pr_info("%s\n", ixgbe_copyright);
9a799d71 7180
5dd2d332 7181#ifdef CONFIG_IXGBE_DCA
bd0362dd 7182 dca_register_notify(&dca_notifier);
bd0362dd 7183#endif
5dd2d332 7184
9a799d71
AK		 7185 ret = pci_register_driver(&ixgbe_driver);
7186 return ret;
7187}
b4617240 7188
9a799d71
AK		 7189module_init(ixgbe_init_module);
7190
7191/**
7192 * ixgbe_exit_module - Driver Exit Cleanup Routine
7193 *
7194 * ixgbe_exit_module is called just before the driver is removed
7195 * from memory.
7196 **/
7197static void __exit ixgbe_exit_module(void)
7198{
5dd2d332 7199#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7200 dca_unregister_notify(&dca_notifier);
7201#endif
9a799d71
AK		 7202 pci_unregister_driver(&ixgbe_driver);
7203}
bd0362dd 7204
5dd2d332 7205#ifdef CONFIG_IXGBE_DCA
bd0362dd 7206static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
e8e9f696 7207 void *p)
bd0362dd
JC		 7208{
7209 int ret_val;
7210
7211 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
e8e9f696 7212 __ixgbe_notify_dca);
bd0362dd
JC		 7213
7214 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
7215}
b453368d 7216
5dd2d332 7217#endif /* CONFIG_IXGBE_DCA */
849c4542 7218
b453368d 7219/**
849c4542 7220 * ixgbe_get_hw_dev return device
b453368d
AD		 7221 * used by hardware layer to print debugging information
7222 **/
849c4542 7223struct net_device *ixgbe_get_hw_dev(struct ixgbe_hw *hw)
b453368d
AD		 7224{
7225 struct ixgbe_adapter *adapter = hw->back;
849c4542 7226 return adapter->netdev;
b453368d 7227}
bd0362dd 7228
9a799d71
AK		 7229module_exit(ixgbe_exit_module);
7230
7231/* ixgbe_main.c */
kernel source for telekom puls (alcatel/mediatek)