Commit | Line | Data |
---|---|---|
9a799d71 AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel 10 Gigabit PCI Express Linux driver | |
3efac5a0 | 4 | Copyright(c) 1999 - 2009 Intel Corporation. |
9a799d71 AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
9a799d71 AK |
23 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> |
24 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
25 | ||
26 | *******************************************************************************/ | |
27 | ||
28 | #include <linux/types.h> | |
29 | #include <linux/module.h> | |
30 | #include <linux/pci.h> | |
31 | #include <linux/netdevice.h> | |
32 | #include <linux/vmalloc.h> | |
33 | #include <linux/string.h> | |
34 | #include <linux/in.h> | |
35 | #include <linux/ip.h> | |
36 | #include <linux/tcp.h> | |
60127865 | 37 | #include <linux/pkt_sched.h> |
9a799d71 AK |
38 | #include <linux/ipv6.h> |
39 | #include <net/checksum.h> | |
40 | #include <net/ip6_checksum.h> | |
41 | #include <linux/ethtool.h> | |
42 | #include <linux/if_vlan.h> | |
eacd73f7 | 43 | #include <scsi/fc/fc_fcoe.h> |
9a799d71 AK |
44 | |
45 | #include "ixgbe.h" | |
46 | #include "ixgbe_common.h" | |
47 | ||
48 | char ixgbe_driver_name[] = "ixgbe"; | |
9c8eb720 | 49 | static const char ixgbe_driver_string[] = |
b4617240 | 50 | "Intel(R) 10 Gigabit PCI Express Network Driver"; |
9a799d71 | 51 | |
a1c1db39 | 52 | #define DRV_VERSION "2.0.34-k2" |
9c8eb720 | 53 | const char ixgbe_driver_version[] = DRV_VERSION; |
3efac5a0 | 54 | static char ixgbe_copyright[] = "Copyright (c) 1999-2009 Intel Corporation."; |
9a799d71 AK |
55 | |
56 | static const struct ixgbe_info *ixgbe_info_tbl[] = { | |
b4617240 | 57 | [board_82598] = &ixgbe_82598_info, |
e8e26350 | 58 | [board_82599] = &ixgbe_82599_info, |
9a799d71 AK |
59 | }; |
60 | ||
61 | /* ixgbe_pci_tbl - PCI Device ID Table | |
62 | * | |
63 | * Wildcard entries (PCI_ANY_ID) should come last | |
64 | * Last entry must be all 0s | |
65 | * | |
66 | * { Vendor ID, Device ID, SubVendor ID, SubDevice ID, | |
67 | * Class, Class Mask, private data (not used) } | |
68 | */ | |
69 | static struct pci_device_id ixgbe_pci_tbl[] = { | |
1e336d0f DS |
70 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598), |
71 | board_82598 }, | |
9a799d71 | 72 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT), |
3957d63d | 73 | board_82598 }, |
9a799d71 | 74 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT), |
3957d63d | 75 | board_82598 }, |
0befdb3e JB |
76 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT), |
77 | board_82598 }, | |
9a799d71 | 78 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4), |
3957d63d | 79 | board_82598 }, |
8d792cd9 JB |
80 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT), |
81 | board_82598 }, | |
c4900be0 DS |
82 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT), |
83 | board_82598 }, | |
84 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM), | |
85 | board_82598 }, | |
b95f5fcb JB |
86 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR), |
87 | board_82598 }, | |
c4900be0 DS |
88 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM), |
89 | board_82598 }, | |
2f21bdd3 DS |
90 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX), |
91 | board_82598 }, | |
e8e26350 PW |
92 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4), |
93 | board_82599 }, | |
1fcf03e6 PWJ |
94 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM), |
95 | board_82599 }, | |
e8e26350 PW |
96 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP), |
97 | board_82599 }, | |
9a799d71 AK |
98 | |
99 | /* required last entry */ | |
100 | {0, } | |
101 | }; | |
102 | MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl); | |
103 | ||
5dd2d332 | 104 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 105 | static int ixgbe_notify_dca(struct notifier_block *, unsigned long event, |
b4617240 | 106 | void *p); |
bd0362dd JC |
107 | static struct notifier_block dca_notifier = { |
108 | .notifier_call = ixgbe_notify_dca, | |
109 | .next = NULL, | |
110 | .priority = 0 | |
111 | }; | |
112 | #endif | |
113 | ||
9a799d71 AK |
114 | MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>"); |
115 | MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver"); | |
116 | MODULE_LICENSE("GPL"); | |
117 | MODULE_VERSION(DRV_VERSION); | |
118 | ||
119 | #define DEFAULT_DEBUG_LEVEL_SHIFT 3 | |
120 | ||
5eba3699 AV |
121 | static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter) |
122 | { | |
123 | u32 ctrl_ext; | |
124 | ||
125 | /* Let firmware take over control of h/w */ | |
126 | ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT); | |
127 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT, | |
b4617240 | 128 | ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD); |
5eba3699 AV |
129 | } |
130 | ||
131 | static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter) | |
132 | { | |
133 | u32 ctrl_ext; | |
134 | ||
135 | /* Let firmware know the driver has taken over */ | |
136 | ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT); | |
137 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT, | |
b4617240 | 138 | ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD); |
5eba3699 | 139 | } |
9a799d71 | 140 | |
e8e26350 PW |
141 | /* |
142 | * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors | |
143 | * @adapter: pointer to adapter struct | |
144 | * @direction: 0 for Rx, 1 for Tx, -1 for other causes | |
145 | * @queue: queue to map the corresponding interrupt to | |
146 | * @msix_vector: the vector to map to the corresponding queue | |
147 | * | |
148 | */ | |
149 | static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction, | |
150 | u8 queue, u8 msix_vector) | |
9a799d71 AK |
151 | { |
152 | u32 ivar, index; | |
e8e26350 PW |
153 | struct ixgbe_hw *hw = &adapter->hw; |
154 | switch (hw->mac.type) { | |
155 | case ixgbe_mac_82598EB: | |
156 | msix_vector |= IXGBE_IVAR_ALLOC_VAL; | |
157 | if (direction == -1) | |
158 | direction = 0; | |
159 | index = (((direction * 64) + queue) >> 2) & 0x1F; | |
160 | ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index)); | |
161 | ivar &= ~(0xFF << (8 * (queue & 0x3))); | |
162 | ivar |= (msix_vector << (8 * (queue & 0x3))); | |
163 | IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar); | |
164 | break; | |
165 | case ixgbe_mac_82599EB: | |
166 | if (direction == -1) { | |
167 | /* other causes */ | |
168 | msix_vector |= IXGBE_IVAR_ALLOC_VAL; | |
169 | index = ((queue & 1) * 8); | |
170 | ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC); | |
171 | ivar &= ~(0xFF << index); | |
172 | ivar |= (msix_vector << index); | |
173 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar); | |
174 | break; | |
175 | } else { | |
176 | /* tx or rx causes */ | |
177 | msix_vector |= IXGBE_IVAR_ALLOC_VAL; | |
178 | index = ((16 * (queue & 1)) + (8 * direction)); | |
179 | ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1)); | |
180 | ivar &= ~(0xFF << index); | |
181 | ivar |= (msix_vector << index); | |
182 | IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar); | |
183 | break; | |
184 | } | |
185 | default: | |
186 | break; | |
187 | } | |
9a799d71 AK |
188 | } |
189 | ||
fe49f04a AD |
190 | static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter, |
191 | u64 qmask) | |
192 | { | |
193 | u32 mask; | |
194 | ||
195 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { | |
196 | mask = (IXGBE_EIMS_RTX_QUEUE & qmask); | |
197 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask); | |
198 | } else { | |
199 | mask = (qmask & 0xFFFFFFFF); | |
200 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask); | |
201 | mask = (qmask >> 32); | |
202 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask); | |
203 | } | |
204 | } | |
205 | ||
9a799d71 | 206 | static void ixgbe_unmap_and_free_tx_resource(struct ixgbe_adapter *adapter, |
b4617240 PW |
207 | struct ixgbe_tx_buffer |
208 | *tx_buffer_info) | |
9a799d71 | 209 | { |
44df32c5 | 210 | tx_buffer_info->dma = 0; |
9a799d71 | 211 | if (tx_buffer_info->skb) { |
44df32c5 AD |
212 | skb_dma_unmap(&adapter->pdev->dev, tx_buffer_info->skb, |
213 | DMA_TO_DEVICE); | |
9a799d71 AK |
214 | dev_kfree_skb_any(tx_buffer_info->skb); |
215 | tx_buffer_info->skb = NULL; | |
216 | } | |
44df32c5 | 217 | tx_buffer_info->time_stamp = 0; |
9a799d71 AK |
218 | /* tx_buffer_info must be completely set up in the transmit path */ |
219 | } | |
220 | ||
221 | static inline bool ixgbe_check_tx_hang(struct ixgbe_adapter *adapter, | |
b4617240 PW |
222 | struct ixgbe_ring *tx_ring, |
223 | unsigned int eop) | |
9a799d71 | 224 | { |
e01c31a5 | 225 | struct ixgbe_hw *hw = &adapter->hw; |
e01c31a5 | 226 | |
9a799d71 | 227 | /* Detect a transmit hang in hardware, this serializes the |
e01c31a5 | 228 | * check with the clearing of time_stamp and movement of eop */ |
9a799d71 | 229 | adapter->detect_tx_hung = false; |
44df32c5 | 230 | if (tx_ring->tx_buffer_info[eop].time_stamp && |
9a799d71 AK |
231 | time_after(jiffies, tx_ring->tx_buffer_info[eop].time_stamp + HZ) && |
232 | !(IXGBE_READ_REG(&adapter->hw, IXGBE_TFCS) & IXGBE_TFCS_TXOFF)) { | |
233 | /* detected Tx unit hang */ | |
e01c31a5 JB |
234 | union ixgbe_adv_tx_desc *tx_desc; |
235 | tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop); | |
9a799d71 | 236 | DPRINTK(DRV, ERR, "Detected Tx Unit Hang\n" |
e01c31a5 JB |
237 | " Tx Queue <%d>\n" |
238 | " TDH, TDT <%x>, <%x>\n" | |
9a799d71 AK |
239 | " next_to_use <%x>\n" |
240 | " next_to_clean <%x>\n" | |
241 | "tx_buffer_info[next_to_clean]\n" | |
242 | " time_stamp <%lx>\n" | |
e01c31a5 JB |
243 | " jiffies <%lx>\n", |
244 | tx_ring->queue_index, | |
44df32c5 AD |
245 | IXGBE_READ_REG(hw, tx_ring->head), |
246 | IXGBE_READ_REG(hw, tx_ring->tail), | |
e01c31a5 JB |
247 | tx_ring->next_to_use, eop, |
248 | tx_ring->tx_buffer_info[eop].time_stamp, jiffies); | |
9a799d71 AK |
249 | return true; |
250 | } | |
251 | ||
252 | return false; | |
253 | } | |
254 | ||
b4617240 PW |
255 | #define IXGBE_MAX_TXD_PWR 14 |
256 | #define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR) | |
e092be60 AV |
257 | |
258 | /* Tx Descriptors needed, worst case */ | |
259 | #define TXD_USE_COUNT(S) (((S) >> IXGBE_MAX_TXD_PWR) + \ | |
260 | (((S) & (IXGBE_MAX_DATA_PER_TXD - 1)) ? 1 : 0)) | |
261 | #define DESC_NEEDED (TXD_USE_COUNT(IXGBE_MAX_DATA_PER_TXD) /* skb->data */ + \ | |
b4617240 | 262 | MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE) + 1) /* for context */ |
e092be60 | 263 | |
e01c31a5 JB |
264 | static void ixgbe_tx_timeout(struct net_device *netdev); |
265 | ||
9a799d71 AK |
266 | /** |
267 | * ixgbe_clean_tx_irq - Reclaim resources after transmit completes | |
fe49f04a | 268 | * @q_vector: structure containing interrupt and ring information |
e01c31a5 | 269 | * @tx_ring: tx ring to clean |
9a799d71 | 270 | **/ |
fe49f04a | 271 | static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector, |
e01c31a5 | 272 | struct ixgbe_ring *tx_ring) |
9a799d71 | 273 | { |
fe49f04a | 274 | struct ixgbe_adapter *adapter = q_vector->adapter; |
e01c31a5 | 275 | struct net_device *netdev = adapter->netdev; |
12207e49 PWJ |
276 | union ixgbe_adv_tx_desc *tx_desc, *eop_desc; |
277 | struct ixgbe_tx_buffer *tx_buffer_info; | |
278 | unsigned int i, eop, count = 0; | |
e01c31a5 | 279 | unsigned int total_bytes = 0, total_packets = 0; |
9a799d71 AK |
280 | |
281 | i = tx_ring->next_to_clean; | |
12207e49 PWJ |
282 | eop = tx_ring->tx_buffer_info[i].next_to_watch; |
283 | eop_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop); | |
284 | ||
285 | while ((eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)) && | |
9a1a69ad | 286 | (count < tx_ring->work_limit)) { |
12207e49 PWJ |
287 | bool cleaned = false; |
288 | for ( ; !cleaned; count++) { | |
289 | struct sk_buff *skb; | |
9a799d71 AK |
290 | tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i); |
291 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
12207e49 | 292 | cleaned = (i == eop); |
e01c31a5 | 293 | skb = tx_buffer_info->skb; |
9a799d71 | 294 | |
12207e49 | 295 | if (cleaned && skb) { |
e092be60 | 296 | unsigned int segs, bytecount; |
3d8fd385 | 297 | unsigned int hlen = skb_headlen(skb); |
e01c31a5 JB |
298 | |
299 | /* gso_segs is currently only valid for tcp */ | |
e092be60 | 300 | segs = skb_shinfo(skb)->gso_segs ?: 1; |
3d8fd385 YZ |
301 | #ifdef IXGBE_FCOE |
302 | /* adjust for FCoE Sequence Offload */ | |
303 | if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
304 | && (skb->protocol == htons(ETH_P_FCOE)) && | |
305 | skb_is_gso(skb)) { | |
306 | hlen = skb_transport_offset(skb) + | |
307 | sizeof(struct fc_frame_header) + | |
308 | sizeof(struct fcoe_crc_eof); | |
309 | segs = DIV_ROUND_UP(skb->len - hlen, | |
310 | skb_shinfo(skb)->gso_size); | |
311 | } | |
312 | #endif /* IXGBE_FCOE */ | |
e092be60 | 313 | /* multiply data chunks by size of headers */ |
3d8fd385 | 314 | bytecount = ((segs - 1) * hlen) + skb->len; |
e01c31a5 JB |
315 | total_packets += segs; |
316 | total_bytes += bytecount; | |
e092be60 | 317 | } |
e01c31a5 | 318 | |
9a799d71 | 319 | ixgbe_unmap_and_free_tx_resource(adapter, |
e01c31a5 | 320 | tx_buffer_info); |
9a799d71 | 321 | |
12207e49 PWJ |
322 | tx_desc->wb.status = 0; |
323 | ||
9a799d71 AK |
324 | i++; |
325 | if (i == tx_ring->count) | |
326 | i = 0; | |
e01c31a5 | 327 | } |
12207e49 PWJ |
328 | |
329 | eop = tx_ring->tx_buffer_info[i].next_to_watch; | |
330 | eop_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop); | |
331 | } | |
332 | ||
9a799d71 AK |
333 | tx_ring->next_to_clean = i; |
334 | ||
e092be60 | 335 | #define TX_WAKE_THRESHOLD (DESC_NEEDED * 2) |
e01c31a5 JB |
336 | if (unlikely(count && netif_carrier_ok(netdev) && |
337 | (IXGBE_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD))) { | |
e092be60 AV |
338 | /* Make sure that anybody stopping the queue after this |
339 | * sees the new next_to_clean. | |
340 | */ | |
341 | smp_mb(); | |
30eba97a AV |
342 | if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) && |
343 | !test_bit(__IXGBE_DOWN, &adapter->state)) { | |
344 | netif_wake_subqueue(netdev, tx_ring->queue_index); | |
e01c31a5 | 345 | ++adapter->restart_queue; |
30eba97a | 346 | } |
e092be60 | 347 | } |
9a799d71 | 348 | |
e01c31a5 JB |
349 | if (adapter->detect_tx_hung) { |
350 | if (ixgbe_check_tx_hang(adapter, tx_ring, i)) { | |
351 | /* schedule immediate reset if we believe we hung */ | |
352 | DPRINTK(PROBE, INFO, | |
353 | "tx hang %d detected, resetting adapter\n", | |
354 | adapter->tx_timeout_count + 1); | |
355 | ixgbe_tx_timeout(adapter->netdev); | |
356 | } | |
357 | } | |
9a799d71 | 358 | |
e01c31a5 | 359 | /* re-arm the interrupt */ |
fe49f04a AD |
360 | if (count >= tx_ring->work_limit) |
361 | ixgbe_irq_rearm_queues(adapter, ((u64)1 << q_vector->v_idx)); | |
9a799d71 | 362 | |
e01c31a5 JB |
363 | tx_ring->total_bytes += total_bytes; |
364 | tx_ring->total_packets += total_packets; | |
e01c31a5 | 365 | tx_ring->stats.packets += total_packets; |
12207e49 | 366 | tx_ring->stats.bytes += total_bytes; |
e01c31a5 JB |
367 | adapter->net_stats.tx_bytes += total_bytes; |
368 | adapter->net_stats.tx_packets += total_packets; | |
9a1a69ad | 369 | return (count < tx_ring->work_limit); |
9a799d71 AK |
370 | } |
371 | ||
5dd2d332 | 372 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 373 | static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter, |
b4617240 | 374 | struct ixgbe_ring *rx_ring) |
bd0362dd JC |
375 | { |
376 | u32 rxctrl; | |
377 | int cpu = get_cpu(); | |
3a581073 | 378 | int q = rx_ring - adapter->rx_ring; |
bd0362dd | 379 | |
3a581073 | 380 | if (rx_ring->cpu != cpu) { |
bd0362dd | 381 | rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q)); |
e8e26350 PW |
382 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { |
383 | rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK; | |
384 | rxctrl |= dca3_get_tag(&adapter->pdev->dev, cpu); | |
385 | } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) { | |
386 | rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK_82599; | |
387 | rxctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) << | |
388 | IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599); | |
389 | } | |
bd0362dd JC |
390 | rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN; |
391 | rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN; | |
15005a32 DS |
392 | rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_RRO_EN); |
393 | rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_WRO_EN | | |
e8e26350 | 394 | IXGBE_DCA_RXCTRL_DESC_HSRO_EN); |
bd0362dd | 395 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q), rxctrl); |
3a581073 | 396 | rx_ring->cpu = cpu; |
bd0362dd JC |
397 | } |
398 | put_cpu(); | |
399 | } | |
400 | ||
401 | static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter, | |
b4617240 | 402 | struct ixgbe_ring *tx_ring) |
bd0362dd JC |
403 | { |
404 | u32 txctrl; | |
405 | int cpu = get_cpu(); | |
3a581073 | 406 | int q = tx_ring - adapter->tx_ring; |
bd0362dd | 407 | |
3a581073 | 408 | if (tx_ring->cpu != cpu) { |
bd0362dd | 409 | txctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_TXCTRL(q)); |
e8e26350 PW |
410 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { |
411 | txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK; | |
412 | txctrl |= dca3_get_tag(&adapter->pdev->dev, cpu); | |
413 | } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) { | |
414 | txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK_82599; | |
415 | txctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) << | |
416 | IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599); | |
417 | } | |
bd0362dd JC |
418 | txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN; |
419 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_TXCTRL(q), txctrl); | |
3a581073 | 420 | tx_ring->cpu = cpu; |
bd0362dd JC |
421 | } |
422 | put_cpu(); | |
423 | } | |
424 | ||
425 | static void ixgbe_setup_dca(struct ixgbe_adapter *adapter) | |
426 | { | |
427 | int i; | |
428 | ||
429 | if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED)) | |
430 | return; | |
431 | ||
e35ec126 AD |
432 | /* always use CB2 mode, difference is masked in the CB driver */ |
433 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2); | |
434 | ||
bd0362dd JC |
435 | for (i = 0; i < adapter->num_tx_queues; i++) { |
436 | adapter->tx_ring[i].cpu = -1; | |
437 | ixgbe_update_tx_dca(adapter, &adapter->tx_ring[i]); | |
438 | } | |
439 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
440 | adapter->rx_ring[i].cpu = -1; | |
441 | ixgbe_update_rx_dca(adapter, &adapter->rx_ring[i]); | |
442 | } | |
443 | } | |
444 | ||
445 | static int __ixgbe_notify_dca(struct device *dev, void *data) | |
446 | { | |
447 | struct net_device *netdev = dev_get_drvdata(dev); | |
448 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
449 | unsigned long event = *(unsigned long *)data; | |
450 | ||
451 | switch (event) { | |
452 | case DCA_PROVIDER_ADD: | |
96b0e0f6 JB |
453 | /* if we're already enabled, don't do it again */ |
454 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) | |
455 | break; | |
652f093f | 456 | if (dca_add_requester(dev) == 0) { |
96b0e0f6 | 457 | adapter->flags |= IXGBE_FLAG_DCA_ENABLED; |
bd0362dd JC |
458 | ixgbe_setup_dca(adapter); |
459 | break; | |
460 | } | |
461 | /* Fall Through since DCA is disabled. */ | |
462 | case DCA_PROVIDER_REMOVE: | |
463 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) { | |
464 | dca_remove_requester(dev); | |
465 | adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED; | |
466 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1); | |
467 | } | |
468 | break; | |
469 | } | |
470 | ||
652f093f | 471 | return 0; |
bd0362dd JC |
472 | } |
473 | ||
5dd2d332 | 474 | #endif /* CONFIG_IXGBE_DCA */ |
9a799d71 AK |
475 | /** |
476 | * ixgbe_receive_skb - Send a completed packet up the stack | |
477 | * @adapter: board private structure | |
478 | * @skb: packet to send up | |
177db6ff MC |
479 | * @status: hardware indication of status of receive |
480 | * @rx_ring: rx descriptor ring (for a specific queue) to setup | |
481 | * @rx_desc: rx descriptor | |
9a799d71 | 482 | **/ |
78b6f4ce | 483 | static void ixgbe_receive_skb(struct ixgbe_q_vector *q_vector, |
b4617240 | 484 | struct sk_buff *skb, u8 status, |
fdaff1ce | 485 | struct ixgbe_ring *ring, |
177db6ff | 486 | union ixgbe_adv_rx_desc *rx_desc) |
9a799d71 | 487 | { |
78b6f4ce HX |
488 | struct ixgbe_adapter *adapter = q_vector->adapter; |
489 | struct napi_struct *napi = &q_vector->napi; | |
177db6ff MC |
490 | bool is_vlan = (status & IXGBE_RXD_STAT_VP); |
491 | u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan); | |
9a799d71 | 492 | |
fdaff1ce | 493 | skb_record_rx_queue(skb, ring->queue_index); |
182ff8df | 494 | if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) { |
2f90b865 | 495 | if (adapter->vlgrp && is_vlan && (tag != 0)) |
78b6f4ce | 496 | vlan_gro_receive(napi, adapter->vlgrp, tag, skb); |
9a799d71 | 497 | else |
78b6f4ce | 498 | napi_gro_receive(napi, skb); |
177db6ff | 499 | } else { |
182ff8df AD |
500 | if (adapter->vlgrp && is_vlan && (tag != 0)) |
501 | vlan_hwaccel_rx(skb, adapter->vlgrp, tag); | |
502 | else | |
503 | netif_rx(skb); | |
9a799d71 AK |
504 | } |
505 | } | |
506 | ||
e59bd25d AV |
507 | /** |
508 | * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum | |
509 | * @adapter: address of board private structure | |
510 | * @status_err: hardware indication of status of receive | |
511 | * @skb: skb currently being received and modified | |
512 | **/ | |
9a799d71 | 513 | static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter, |
8bae1b2b DS |
514 | union ixgbe_adv_rx_desc *rx_desc, |
515 | struct sk_buff *skb) | |
9a799d71 | 516 | { |
8bae1b2b DS |
517 | u32 status_err = le32_to_cpu(rx_desc->wb.upper.status_error); |
518 | ||
9a799d71 AK |
519 | skb->ip_summed = CHECKSUM_NONE; |
520 | ||
712744be JB |
521 | /* Rx csum disabled */ |
522 | if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED)) | |
9a799d71 | 523 | return; |
e59bd25d AV |
524 | |
525 | /* if IP and error */ | |
526 | if ((status_err & IXGBE_RXD_STAT_IPCS) && | |
527 | (status_err & IXGBE_RXDADV_ERR_IPE)) { | |
9a799d71 AK |
528 | adapter->hw_csum_rx_error++; |
529 | return; | |
530 | } | |
e59bd25d AV |
531 | |
532 | if (!(status_err & IXGBE_RXD_STAT_L4CS)) | |
533 | return; | |
534 | ||
535 | if (status_err & IXGBE_RXDADV_ERR_TCPE) { | |
8bae1b2b DS |
536 | u16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info; |
537 | ||
538 | /* | |
539 | * 82599 errata, UDP frames with a 0 checksum can be marked as | |
540 | * checksum errors. | |
541 | */ | |
542 | if ((pkt_info & IXGBE_RXDADV_PKTTYPE_UDP) && | |
543 | (adapter->hw.mac.type == ixgbe_mac_82599EB)) | |
544 | return; | |
545 | ||
e59bd25d AV |
546 | adapter->hw_csum_rx_error++; |
547 | return; | |
548 | } | |
549 | ||
9a799d71 | 550 | /* It must be a TCP or UDP packet with a valid checksum */ |
e59bd25d | 551 | skb->ip_summed = CHECKSUM_UNNECESSARY; |
9a799d71 AK |
552 | adapter->hw_csum_rx_good++; |
553 | } | |
554 | ||
e8e26350 PW |
555 | static inline void ixgbe_release_rx_desc(struct ixgbe_hw *hw, |
556 | struct ixgbe_ring *rx_ring, u32 val) | |
557 | { | |
558 | /* | |
559 | * Force memory writes to complete before letting h/w | |
560 | * know there are new descriptors to fetch. (Only | |
561 | * applicable for weak-ordered memory model archs, | |
562 | * such as IA-64). | |
563 | */ | |
564 | wmb(); | |
565 | IXGBE_WRITE_REG(hw, IXGBE_RDT(rx_ring->reg_idx), val); | |
566 | } | |
567 | ||
9a799d71 AK |
568 | /** |
569 | * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split | |
570 | * @adapter: address of board private structure | |
571 | **/ | |
572 | static void ixgbe_alloc_rx_buffers(struct ixgbe_adapter *adapter, | |
7c6e0a43 JB |
573 | struct ixgbe_ring *rx_ring, |
574 | int cleaned_count) | |
9a799d71 | 575 | { |
9a799d71 AK |
576 | struct pci_dev *pdev = adapter->pdev; |
577 | union ixgbe_adv_rx_desc *rx_desc; | |
3a581073 | 578 | struct ixgbe_rx_buffer *bi; |
9a799d71 | 579 | unsigned int i; |
9a799d71 AK |
580 | |
581 | i = rx_ring->next_to_use; | |
3a581073 | 582 | bi = &rx_ring->rx_buffer_info[i]; |
9a799d71 AK |
583 | |
584 | while (cleaned_count--) { | |
585 | rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i); | |
586 | ||
762f4c57 | 587 | if (!bi->page_dma && |
3a581073 | 588 | (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)) { |
3a581073 | 589 | if (!bi->page) { |
762f4c57 JB |
590 | bi->page = alloc_page(GFP_ATOMIC); |
591 | if (!bi->page) { | |
592 | adapter->alloc_rx_page_failed++; | |
593 | goto no_buffers; | |
594 | } | |
595 | bi->page_offset = 0; | |
596 | } else { | |
597 | /* use a half page if we're re-using */ | |
598 | bi->page_offset ^= (PAGE_SIZE / 2); | |
9a799d71 | 599 | } |
762f4c57 JB |
600 | |
601 | bi->page_dma = pci_map_page(pdev, bi->page, | |
602 | bi->page_offset, | |
603 | (PAGE_SIZE / 2), | |
604 | PCI_DMA_FROMDEVICE); | |
9a799d71 AK |
605 | } |
606 | ||
3a581073 | 607 | if (!bi->skb) { |
5ecc3614 | 608 | struct sk_buff *skb; |
4f57ca6e JB |
609 | skb = netdev_alloc_skb(adapter->netdev, |
610 | (rx_ring->rx_buf_len + | |
611 | NET_IP_ALIGN)); | |
9a799d71 AK |
612 | |
613 | if (!skb) { | |
614 | adapter->alloc_rx_buff_failed++; | |
615 | goto no_buffers; | |
616 | } | |
617 | ||
618 | /* | |
619 | * Make buffer alignment 2 beyond a 16 byte boundary | |
620 | * this will result in a 16 byte aligned IP header after | |
621 | * the 14 byte MAC header is removed | |
622 | */ | |
623 | skb_reserve(skb, NET_IP_ALIGN); | |
624 | ||
3a581073 | 625 | bi->skb = skb; |
4f57ca6e JB |
626 | bi->dma = pci_map_single(pdev, skb->data, |
627 | rx_ring->rx_buf_len, | |
3a581073 | 628 | PCI_DMA_FROMDEVICE); |
9a799d71 AK |
629 | } |
630 | /* Refresh the desc even if buffer_addrs didn't change because | |
631 | * each write-back erases this info. */ | |
632 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { | |
3a581073 JB |
633 | rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma); |
634 | rx_desc->read.hdr_addr = cpu_to_le64(bi->dma); | |
9a799d71 | 635 | } else { |
3a581073 | 636 | rx_desc->read.pkt_addr = cpu_to_le64(bi->dma); |
9a799d71 AK |
637 | } |
638 | ||
639 | i++; | |
640 | if (i == rx_ring->count) | |
641 | i = 0; | |
3a581073 | 642 | bi = &rx_ring->rx_buffer_info[i]; |
9a799d71 | 643 | } |
7c6e0a43 | 644 | |
9a799d71 AK |
645 | no_buffers: |
646 | if (rx_ring->next_to_use != i) { | |
647 | rx_ring->next_to_use = i; | |
648 | if (i-- == 0) | |
649 | i = (rx_ring->count - 1); | |
650 | ||
e8e26350 | 651 | ixgbe_release_rx_desc(&adapter->hw, rx_ring, i); |
9a799d71 AK |
652 | } |
653 | } | |
654 | ||
7c6e0a43 JB |
655 | static inline u16 ixgbe_get_hdr_info(union ixgbe_adv_rx_desc *rx_desc) |
656 | { | |
657 | return rx_desc->wb.lower.lo_dword.hs_rss.hdr_info; | |
658 | } | |
659 | ||
660 | static inline u16 ixgbe_get_pkt_info(union ixgbe_adv_rx_desc *rx_desc) | |
661 | { | |
662 | return rx_desc->wb.lower.lo_dword.hs_rss.pkt_info; | |
663 | } | |
664 | ||
f8212f97 AD |
665 | static inline u32 ixgbe_get_rsc_count(union ixgbe_adv_rx_desc *rx_desc) |
666 | { | |
667 | return (le32_to_cpu(rx_desc->wb.lower.lo_dword.data) & | |
668 | IXGBE_RXDADV_RSCCNT_MASK) >> | |
669 | IXGBE_RXDADV_RSCCNT_SHIFT; | |
670 | } | |
671 | ||
672 | /** | |
673 | * ixgbe_transform_rsc_queue - change rsc queue into a full packet | |
674 | * @skb: pointer to the last skb in the rsc queue | |
675 | * | |
676 | * This function changes a queue full of hw rsc buffers into a completed | |
677 | * packet. It uses the ->prev pointers to find the first packet and then | |
678 | * turns it into the frag list owner. | |
679 | **/ | |
680 | static inline struct sk_buff *ixgbe_transform_rsc_queue(struct sk_buff *skb) | |
681 | { | |
682 | unsigned int frag_list_size = 0; | |
683 | ||
684 | while (skb->prev) { | |
685 | struct sk_buff *prev = skb->prev; | |
686 | frag_list_size += skb->len; | |
687 | skb->prev = NULL; | |
688 | skb = prev; | |
689 | } | |
690 | ||
691 | skb_shinfo(skb)->frag_list = skb->next; | |
692 | skb->next = NULL; | |
693 | skb->len += frag_list_size; | |
694 | skb->data_len += frag_list_size; | |
695 | skb->truesize += frag_list_size; | |
696 | return skb; | |
697 | } | |
698 | ||
78b6f4ce | 699 | static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector, |
b4617240 PW |
700 | struct ixgbe_ring *rx_ring, |
701 | int *work_done, int work_to_do) | |
9a799d71 | 702 | { |
78b6f4ce | 703 | struct ixgbe_adapter *adapter = q_vector->adapter; |
9a799d71 AK |
704 | struct pci_dev *pdev = adapter->pdev; |
705 | union ixgbe_adv_rx_desc *rx_desc, *next_rxd; | |
706 | struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer; | |
707 | struct sk_buff *skb; | |
f8212f97 | 708 | unsigned int i, rsc_count = 0; |
7c6e0a43 | 709 | u32 len, staterr; |
177db6ff MC |
710 | u16 hdr_info; |
711 | bool cleaned = false; | |
9a799d71 | 712 | int cleaned_count = 0; |
d2f4fbe2 | 713 | unsigned int total_rx_bytes = 0, total_rx_packets = 0; |
3d8fd385 YZ |
714 | #ifdef IXGBE_FCOE |
715 | int ddp_bytes = 0; | |
716 | #endif /* IXGBE_FCOE */ | |
9a799d71 AK |
717 | |
718 | i = rx_ring->next_to_clean; | |
9a799d71 AK |
719 | rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i); |
720 | staterr = le32_to_cpu(rx_desc->wb.upper.status_error); | |
721 | rx_buffer_info = &rx_ring->rx_buffer_info[i]; | |
9a799d71 AK |
722 | |
723 | while (staterr & IXGBE_RXD_STAT_DD) { | |
7c6e0a43 | 724 | u32 upper_len = 0; |
9a799d71 AK |
725 | if (*work_done >= work_to_do) |
726 | break; | |
727 | (*work_done)++; | |
728 | ||
729 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { | |
7c6e0a43 JB |
730 | hdr_info = le16_to_cpu(ixgbe_get_hdr_info(rx_desc)); |
731 | len = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >> | |
762f4c57 | 732 | IXGBE_RXDADV_HDRBUFLEN_SHIFT; |
9a799d71 AK |
733 | if (hdr_info & IXGBE_RXDADV_SPH) |
734 | adapter->rx_hdr_split++; | |
735 | if (len > IXGBE_RX_HDR_SIZE) | |
736 | len = IXGBE_RX_HDR_SIZE; | |
737 | upper_len = le16_to_cpu(rx_desc->wb.upper.length); | |
7c6e0a43 | 738 | } else { |
9a799d71 | 739 | len = le16_to_cpu(rx_desc->wb.upper.length); |
7c6e0a43 | 740 | } |
9a799d71 AK |
741 | |
742 | cleaned = true; | |
743 | skb = rx_buffer_info->skb; | |
744 | prefetch(skb->data - NET_IP_ALIGN); | |
745 | rx_buffer_info->skb = NULL; | |
746 | ||
21fa4e66 | 747 | if (rx_buffer_info->dma) { |
9a799d71 | 748 | pci_unmap_single(pdev, rx_buffer_info->dma, |
5ecc3614 | 749 | rx_ring->rx_buf_len, |
b4617240 | 750 | PCI_DMA_FROMDEVICE); |
4f57ca6e | 751 | rx_buffer_info->dma = 0; |
9a799d71 AK |
752 | skb_put(skb, len); |
753 | } | |
754 | ||
755 | if (upper_len) { | |
756 | pci_unmap_page(pdev, rx_buffer_info->page_dma, | |
762f4c57 | 757 | PAGE_SIZE / 2, PCI_DMA_FROMDEVICE); |
9a799d71 AK |
758 | rx_buffer_info->page_dma = 0; |
759 | skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags, | |
762f4c57 JB |
760 | rx_buffer_info->page, |
761 | rx_buffer_info->page_offset, | |
762 | upper_len); | |
763 | ||
764 | if ((rx_ring->rx_buf_len > (PAGE_SIZE / 2)) || | |
765 | (page_count(rx_buffer_info->page) != 1)) | |
766 | rx_buffer_info->page = NULL; | |
767 | else | |
768 | get_page(rx_buffer_info->page); | |
9a799d71 AK |
769 | |
770 | skb->len += upper_len; | |
771 | skb->data_len += upper_len; | |
772 | skb->truesize += upper_len; | |
773 | } | |
774 | ||
775 | i++; | |
776 | if (i == rx_ring->count) | |
777 | i = 0; | |
9a799d71 AK |
778 | |
779 | next_rxd = IXGBE_RX_DESC_ADV(*rx_ring, i); | |
780 | prefetch(next_rxd); | |
9a799d71 | 781 | cleaned_count++; |
f8212f97 | 782 | |
0c19d6af | 783 | if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE) |
f8212f97 AD |
784 | rsc_count = ixgbe_get_rsc_count(rx_desc); |
785 | ||
786 | if (rsc_count) { | |
787 | u32 nextp = (staterr & IXGBE_RXDADV_NEXTP_MASK) >> | |
788 | IXGBE_RXDADV_NEXTP_SHIFT; | |
789 | next_buffer = &rx_ring->rx_buffer_info[nextp]; | |
790 | rx_ring->rsc_count += (rsc_count - 1); | |
791 | } else { | |
792 | next_buffer = &rx_ring->rx_buffer_info[i]; | |
793 | } | |
794 | ||
9a799d71 | 795 | if (staterr & IXGBE_RXD_STAT_EOP) { |
f8212f97 AD |
796 | if (skb->prev) |
797 | skb = ixgbe_transform_rsc_queue(skb); | |
9a799d71 AK |
798 | rx_ring->stats.packets++; |
799 | rx_ring->stats.bytes += skb->len; | |
800 | } else { | |
f8212f97 AD |
801 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { |
802 | rx_buffer_info->skb = next_buffer->skb; | |
803 | rx_buffer_info->dma = next_buffer->dma; | |
804 | next_buffer->skb = skb; | |
805 | next_buffer->dma = 0; | |
806 | } else { | |
807 | skb->next = next_buffer->skb; | |
808 | skb->next->prev = skb; | |
809 | } | |
9a799d71 AK |
810 | adapter->non_eop_descs++; |
811 | goto next_desc; | |
812 | } | |
813 | ||
814 | if (staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK) { | |
815 | dev_kfree_skb_irq(skb); | |
816 | goto next_desc; | |
817 | } | |
818 | ||
8bae1b2b | 819 | ixgbe_rx_checksum(adapter, rx_desc, skb); |
d2f4fbe2 AV |
820 | |
821 | /* probably a little skewed due to removing CRC */ | |
822 | total_rx_bytes += skb->len; | |
823 | total_rx_packets++; | |
824 | ||
74ce8dd2 | 825 | skb->protocol = eth_type_trans(skb, adapter->netdev); |
332d4a7d YZ |
826 | #ifdef IXGBE_FCOE |
827 | /* if ddp, not passing to ULD unless for FCP_RSP or error */ | |
3d8fd385 YZ |
828 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) { |
829 | ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb); | |
830 | if (!ddp_bytes) | |
332d4a7d | 831 | goto next_desc; |
3d8fd385 | 832 | } |
332d4a7d | 833 | #endif /* IXGBE_FCOE */ |
fdaff1ce | 834 | ixgbe_receive_skb(q_vector, skb, staterr, rx_ring, rx_desc); |
9a799d71 AK |
835 | |
836 | next_desc: | |
837 | rx_desc->wb.upper.status_error = 0; | |
838 | ||
839 | /* return some buffers to hardware, one at a time is too slow */ | |
840 | if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) { | |
841 | ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count); | |
842 | cleaned_count = 0; | |
843 | } | |
844 | ||
845 | /* use prefetched values */ | |
846 | rx_desc = next_rxd; | |
f8212f97 | 847 | rx_buffer_info = &rx_ring->rx_buffer_info[i]; |
9a799d71 AK |
848 | |
849 | staterr = le32_to_cpu(rx_desc->wb.upper.status_error); | |
177db6ff MC |
850 | } |
851 | ||
9a799d71 AK |
852 | rx_ring->next_to_clean = i; |
853 | cleaned_count = IXGBE_DESC_UNUSED(rx_ring); | |
854 | ||
855 | if (cleaned_count) | |
856 | ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count); | |
857 | ||
3d8fd385 YZ |
858 | #ifdef IXGBE_FCOE |
859 | /* include DDPed FCoE data */ | |
860 | if (ddp_bytes > 0) { | |
861 | unsigned int mss; | |
862 | ||
863 | mss = adapter->netdev->mtu - sizeof(struct fcoe_hdr) - | |
864 | sizeof(struct fc_frame_header) - | |
865 | sizeof(struct fcoe_crc_eof); | |
866 | if (mss > 512) | |
867 | mss &= ~511; | |
868 | total_rx_bytes += ddp_bytes; | |
869 | total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss); | |
870 | } | |
871 | #endif /* IXGBE_FCOE */ | |
872 | ||
f494e8fa AV |
873 | rx_ring->total_packets += total_rx_packets; |
874 | rx_ring->total_bytes += total_rx_bytes; | |
875 | adapter->net_stats.rx_bytes += total_rx_bytes; | |
876 | adapter->net_stats.rx_packets += total_rx_packets; | |
877 | ||
9a799d71 AK |
878 | return cleaned; |
879 | } | |
880 | ||
021230d4 | 881 | static int ixgbe_clean_rxonly(struct napi_struct *, int); |
9a799d71 AK |
882 | /** |
883 | * ixgbe_configure_msix - Configure MSI-X hardware | |
884 | * @adapter: board private structure | |
885 | * | |
886 | * ixgbe_configure_msix sets up the hardware to properly generate MSI-X | |
887 | * interrupts. | |
888 | **/ | |
889 | static void ixgbe_configure_msix(struct ixgbe_adapter *adapter) | |
890 | { | |
021230d4 AV |
891 | struct ixgbe_q_vector *q_vector; |
892 | int i, j, q_vectors, v_idx, r_idx; | |
893 | u32 mask; | |
9a799d71 | 894 | |
021230d4 | 895 | q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
9a799d71 | 896 | |
4df10466 JB |
897 | /* |
898 | * Populate the IVAR table and set the ITR values to the | |
021230d4 AV |
899 | * corresponding register. |
900 | */ | |
901 | for (v_idx = 0; v_idx < q_vectors; v_idx++) { | |
7a921c93 | 902 | q_vector = adapter->q_vector[v_idx]; |
021230d4 AV |
903 | /* XXX for_each_bit(...) */ |
904 | r_idx = find_first_bit(q_vector->rxr_idx, | |
b4617240 | 905 | adapter->num_rx_queues); |
021230d4 AV |
906 | |
907 | for (i = 0; i < q_vector->rxr_count; i++) { | |
908 | j = adapter->rx_ring[r_idx].reg_idx; | |
e8e26350 | 909 | ixgbe_set_ivar(adapter, 0, j, v_idx); |
021230d4 | 910 | r_idx = find_next_bit(q_vector->rxr_idx, |
b4617240 PW |
911 | adapter->num_rx_queues, |
912 | r_idx + 1); | |
021230d4 AV |
913 | } |
914 | r_idx = find_first_bit(q_vector->txr_idx, | |
b4617240 | 915 | adapter->num_tx_queues); |
021230d4 AV |
916 | |
917 | for (i = 0; i < q_vector->txr_count; i++) { | |
918 | j = adapter->tx_ring[r_idx].reg_idx; | |
e8e26350 | 919 | ixgbe_set_ivar(adapter, 1, j, v_idx); |
021230d4 | 920 | r_idx = find_next_bit(q_vector->txr_idx, |
b4617240 PW |
921 | adapter->num_tx_queues, |
922 | r_idx + 1); | |
021230d4 AV |
923 | } |
924 | ||
30efa5a3 | 925 | /* if this is a tx only vector halve the interrupt rate */ |
021230d4 | 926 | if (q_vector->txr_count && !q_vector->rxr_count) |
30efa5a3 | 927 | q_vector->eitr = (adapter->eitr_param >> 1); |
509ee935 | 928 | else if (q_vector->rxr_count) |
30efa5a3 JB |
929 | /* rx only */ |
930 | q_vector->eitr = adapter->eitr_param; | |
021230d4 | 931 | |
fe49f04a | 932 | ixgbe_write_eitr(q_vector); |
9a799d71 AK |
933 | } |
934 | ||
e8e26350 PW |
935 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) |
936 | ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX, | |
937 | v_idx); | |
938 | else if (adapter->hw.mac.type == ixgbe_mac_82599EB) | |
939 | ixgbe_set_ivar(adapter, -1, 1, v_idx); | |
021230d4 AV |
940 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950); |
941 | ||
41fb9248 | 942 | /* set up to autoclear timer, and the vectors */ |
021230d4 | 943 | mask = IXGBE_EIMS_ENABLE_MASK; |
41fb9248 | 944 | mask &= ~(IXGBE_EIMS_OTHER | IXGBE_EIMS_LSC); |
021230d4 | 945 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask); |
9a799d71 AK |
946 | } |
947 | ||
f494e8fa AV |
948 | enum latency_range { |
949 | lowest_latency = 0, | |
950 | low_latency = 1, | |
951 | bulk_latency = 2, | |
952 | latency_invalid = 255 | |
953 | }; | |
954 | ||
955 | /** | |
956 | * ixgbe_update_itr - update the dynamic ITR value based on statistics | |
957 | * @adapter: pointer to adapter | |
958 | * @eitr: eitr setting (ints per sec) to give last timeslice | |
959 | * @itr_setting: current throttle rate in ints/second | |
960 | * @packets: the number of packets during this measurement interval | |
961 | * @bytes: the number of bytes during this measurement interval | |
962 | * | |
963 | * Stores a new ITR value based on packets and byte | |
964 | * counts during the last interrupt. The advantage of per interrupt | |
965 | * computation is faster updates and more accurate ITR for the current | |
966 | * traffic pattern. Constants in this function were computed | |
967 | * based on theoretical maximum wire speed and thresholds were set based | |
968 | * on testing data as well as attempting to minimize response time | |
969 | * while increasing bulk throughput. | |
970 | * this functionality is controlled by the InterruptThrottleRate module | |
971 | * parameter (see ixgbe_param.c) | |
972 | **/ | |
973 | static u8 ixgbe_update_itr(struct ixgbe_adapter *adapter, | |
b4617240 PW |
974 | u32 eitr, u8 itr_setting, |
975 | int packets, int bytes) | |
f494e8fa AV |
976 | { |
977 | unsigned int retval = itr_setting; | |
978 | u32 timepassed_us; | |
979 | u64 bytes_perint; | |
980 | ||
981 | if (packets == 0) | |
982 | goto update_itr_done; | |
983 | ||
984 | ||
985 | /* simple throttlerate management | |
986 | * 0-20MB/s lowest (100000 ints/s) | |
987 | * 20-100MB/s low (20000 ints/s) | |
988 | * 100-1249MB/s bulk (8000 ints/s) | |
989 | */ | |
990 | /* what was last interrupt timeslice? */ | |
991 | timepassed_us = 1000000/eitr; | |
992 | bytes_perint = bytes / timepassed_us; /* bytes/usec */ | |
993 | ||
994 | switch (itr_setting) { | |
995 | case lowest_latency: | |
996 | if (bytes_perint > adapter->eitr_low) | |
997 | retval = low_latency; | |
998 | break; | |
999 | case low_latency: | |
1000 | if (bytes_perint > adapter->eitr_high) | |
1001 | retval = bulk_latency; | |
1002 | else if (bytes_perint <= adapter->eitr_low) | |
1003 | retval = lowest_latency; | |
1004 | break; | |
1005 | case bulk_latency: | |
1006 | if (bytes_perint <= adapter->eitr_high) | |
1007 | retval = low_latency; | |
1008 | break; | |
1009 | } | |
1010 | ||
1011 | update_itr_done: | |
1012 | return retval; | |
1013 | } | |
1014 | ||
509ee935 JB |
1015 | /** |
1016 | * ixgbe_write_eitr - write EITR register in hardware specific way | |
fe49f04a | 1017 | * @q_vector: structure containing interrupt and ring information |
509ee935 JB |
1018 | * |
1019 | * This function is made to be called by ethtool and by the driver | |
1020 | * when it needs to update EITR registers at runtime. Hardware | |
1021 | * specific quirks/differences are taken care of here. | |
1022 | */ | |
fe49f04a | 1023 | void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector) |
509ee935 | 1024 | { |
fe49f04a | 1025 | struct ixgbe_adapter *adapter = q_vector->adapter; |
509ee935 | 1026 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a AD |
1027 | int v_idx = q_vector->v_idx; |
1028 | u32 itr_reg = EITR_INTS_PER_SEC_TO_REG(q_vector->eitr); | |
1029 | ||
509ee935 JB |
1030 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { |
1031 | /* must write high and low 16 bits to reset counter */ | |
1032 | itr_reg |= (itr_reg << 16); | |
1033 | } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) { | |
1034 | /* | |
1035 | * set the WDIS bit to not clear the timer bits and cause an | |
1036 | * immediate assertion of the interrupt | |
1037 | */ | |
1038 | itr_reg |= IXGBE_EITR_CNT_WDIS; | |
1039 | } | |
1040 | IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg); | |
1041 | } | |
1042 | ||
f494e8fa AV |
1043 | static void ixgbe_set_itr_msix(struct ixgbe_q_vector *q_vector) |
1044 | { | |
1045 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
f494e8fa AV |
1046 | u32 new_itr; |
1047 | u8 current_itr, ret_itr; | |
fe49f04a | 1048 | int i, r_idx; |
f494e8fa AV |
1049 | struct ixgbe_ring *rx_ring, *tx_ring; |
1050 | ||
1051 | r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues); | |
1052 | for (i = 0; i < q_vector->txr_count; i++) { | |
1053 | tx_ring = &(adapter->tx_ring[r_idx]); | |
1054 | ret_itr = ixgbe_update_itr(adapter, q_vector->eitr, | |
b4617240 PW |
1055 | q_vector->tx_itr, |
1056 | tx_ring->total_packets, | |
1057 | tx_ring->total_bytes); | |
f494e8fa AV |
1058 | /* if the result for this queue would decrease interrupt |
1059 | * rate for this vector then use that result */ | |
30efa5a3 | 1060 | q_vector->tx_itr = ((q_vector->tx_itr > ret_itr) ? |
b4617240 | 1061 | q_vector->tx_itr - 1 : ret_itr); |
f494e8fa | 1062 | r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues, |
b4617240 | 1063 | r_idx + 1); |
f494e8fa AV |
1064 | } |
1065 | ||
1066 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); | |
1067 | for (i = 0; i < q_vector->rxr_count; i++) { | |
1068 | rx_ring = &(adapter->rx_ring[r_idx]); | |
1069 | ret_itr = ixgbe_update_itr(adapter, q_vector->eitr, | |
b4617240 PW |
1070 | q_vector->rx_itr, |
1071 | rx_ring->total_packets, | |
1072 | rx_ring->total_bytes); | |
f494e8fa AV |
1073 | /* if the result for this queue would decrease interrupt |
1074 | * rate for this vector then use that result */ | |
30efa5a3 | 1075 | q_vector->rx_itr = ((q_vector->rx_itr > ret_itr) ? |
b4617240 | 1076 | q_vector->rx_itr - 1 : ret_itr); |
f494e8fa | 1077 | r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues, |
b4617240 | 1078 | r_idx + 1); |
f494e8fa AV |
1079 | } |
1080 | ||
30efa5a3 | 1081 | current_itr = max(q_vector->rx_itr, q_vector->tx_itr); |
f494e8fa AV |
1082 | |
1083 | switch (current_itr) { | |
1084 | /* counts and packets in update_itr are dependent on these numbers */ | |
1085 | case lowest_latency: | |
1086 | new_itr = 100000; | |
1087 | break; | |
1088 | case low_latency: | |
1089 | new_itr = 20000; /* aka hwitr = ~200 */ | |
1090 | break; | |
1091 | case bulk_latency: | |
1092 | default: | |
1093 | new_itr = 8000; | |
1094 | break; | |
1095 | } | |
1096 | ||
1097 | if (new_itr != q_vector->eitr) { | |
fe49f04a AD |
1098 | /* do an exponential smoothing */ |
1099 | new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100); | |
509ee935 JB |
1100 | |
1101 | /* save the algorithm value here, not the smoothed one */ | |
1102 | q_vector->eitr = new_itr; | |
fe49f04a AD |
1103 | |
1104 | ixgbe_write_eitr(q_vector); | |
f494e8fa AV |
1105 | } |
1106 | ||
1107 | return; | |
1108 | } | |
1109 | ||
0befdb3e JB |
1110 | static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr) |
1111 | { | |
1112 | struct ixgbe_hw *hw = &adapter->hw; | |
1113 | ||
1114 | if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) && | |
1115 | (eicr & IXGBE_EICR_GPI_SDP1)) { | |
1116 | DPRINTK(PROBE, CRIT, "Fan has stopped, replace the adapter\n"); | |
1117 | /* write to clear the interrupt */ | |
1118 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1); | |
1119 | } | |
1120 | } | |
cf8280ee | 1121 | |
e8e26350 PW |
1122 | static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr) |
1123 | { | |
1124 | struct ixgbe_hw *hw = &adapter->hw; | |
1125 | ||
1126 | if (eicr & IXGBE_EICR_GPI_SDP1) { | |
1127 | /* Clear the interrupt */ | |
1128 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1); | |
1129 | schedule_work(&adapter->multispeed_fiber_task); | |
1130 | } else if (eicr & IXGBE_EICR_GPI_SDP2) { | |
1131 | /* Clear the interrupt */ | |
1132 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2); | |
1133 | schedule_work(&adapter->sfp_config_module_task); | |
1134 | } else { | |
1135 | /* Interrupt isn't for us... */ | |
1136 | return; | |
1137 | } | |
1138 | } | |
1139 | ||
cf8280ee JB |
1140 | static void ixgbe_check_lsc(struct ixgbe_adapter *adapter) |
1141 | { | |
1142 | struct ixgbe_hw *hw = &adapter->hw; | |
1143 | ||
1144 | adapter->lsc_int++; | |
1145 | adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE; | |
1146 | adapter->link_check_timeout = jiffies; | |
1147 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { | |
1148 | IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC); | |
1149 | schedule_work(&adapter->watchdog_task); | |
1150 | } | |
1151 | } | |
1152 | ||
9a799d71 AK |
1153 | static irqreturn_t ixgbe_msix_lsc(int irq, void *data) |
1154 | { | |
1155 | struct net_device *netdev = data; | |
1156 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
1157 | struct ixgbe_hw *hw = &adapter->hw; | |
54037505 DS |
1158 | u32 eicr; |
1159 | ||
1160 | /* | |
1161 | * Workaround for Silicon errata. Use clear-by-write instead | |
1162 | * of clear-by-read. Reading with EICS will return the | |
1163 | * interrupt causes without clearing, which later be done | |
1164 | * with the write to EICR. | |
1165 | */ | |
1166 | eicr = IXGBE_READ_REG(hw, IXGBE_EICS); | |
1167 | IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr); | |
9a799d71 | 1168 | |
cf8280ee JB |
1169 | if (eicr & IXGBE_EICR_LSC) |
1170 | ixgbe_check_lsc(adapter); | |
d4f80882 | 1171 | |
e8e26350 PW |
1172 | if (hw->mac.type == ixgbe_mac_82598EB) |
1173 | ixgbe_check_fan_failure(adapter, eicr); | |
0befdb3e | 1174 | |
c4cf55e5 | 1175 | if (hw->mac.type == ixgbe_mac_82599EB) { |
e8e26350 | 1176 | ixgbe_check_sfp_event(adapter, eicr); |
c4cf55e5 PWJ |
1177 | |
1178 | /* Handle Flow Director Full threshold interrupt */ | |
1179 | if (eicr & IXGBE_EICR_FLOW_DIR) { | |
1180 | int i; | |
1181 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_FLOW_DIR); | |
1182 | /* Disable transmits before FDIR Re-initialization */ | |
1183 | netif_tx_stop_all_queues(netdev); | |
1184 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
1185 | struct ixgbe_ring *tx_ring = | |
1186 | &adapter->tx_ring[i]; | |
1187 | if (test_and_clear_bit(__IXGBE_FDIR_INIT_DONE, | |
1188 | &tx_ring->reinit_state)) | |
1189 | schedule_work(&adapter->fdir_reinit_task); | |
1190 | } | |
1191 | } | |
1192 | } | |
d4f80882 AV |
1193 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) |
1194 | IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_OTHER); | |
9a799d71 AK |
1195 | |
1196 | return IRQ_HANDLED; | |
1197 | } | |
1198 | ||
fe49f04a AD |
1199 | static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter, |
1200 | u64 qmask) | |
1201 | { | |
1202 | u32 mask; | |
1203 | ||
1204 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { | |
1205 | mask = (IXGBE_EIMS_RTX_QUEUE & qmask); | |
1206 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask); | |
1207 | } else { | |
1208 | mask = (qmask & 0xFFFFFFFF); | |
1209 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(0), mask); | |
1210 | mask = (qmask >> 32); | |
1211 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(1), mask); | |
1212 | } | |
1213 | /* skip the flush */ | |
1214 | } | |
1215 | ||
1216 | static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter, | |
1217 | u64 qmask) | |
1218 | { | |
1219 | u32 mask; | |
1220 | ||
1221 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { | |
1222 | mask = (IXGBE_EIMS_RTX_QUEUE & qmask); | |
1223 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, mask); | |
1224 | } else { | |
1225 | mask = (qmask & 0xFFFFFFFF); | |
1226 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), mask); | |
1227 | mask = (qmask >> 32); | |
1228 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), mask); | |
1229 | } | |
1230 | /* skip the flush */ | |
1231 | } | |
1232 | ||
9a799d71 AK |
1233 | static irqreturn_t ixgbe_msix_clean_tx(int irq, void *data) |
1234 | { | |
021230d4 AV |
1235 | struct ixgbe_q_vector *q_vector = data; |
1236 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
3a581073 | 1237 | struct ixgbe_ring *tx_ring; |
021230d4 AV |
1238 | int i, r_idx; |
1239 | ||
1240 | if (!q_vector->txr_count) | |
1241 | return IRQ_HANDLED; | |
1242 | ||
1243 | r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues); | |
1244 | for (i = 0; i < q_vector->txr_count; i++) { | |
3a581073 | 1245 | tx_ring = &(adapter->tx_ring[r_idx]); |
3a581073 JB |
1246 | tx_ring->total_bytes = 0; |
1247 | tx_ring->total_packets = 0; | |
021230d4 | 1248 | r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues, |
b4617240 | 1249 | r_idx + 1); |
021230d4 | 1250 | } |
9a799d71 | 1251 | |
91281fd3 AD |
1252 | /* disable interrupts on this vector only */ |
1253 | ixgbe_irq_disable_queues(adapter, ((u64)1 << q_vector->v_idx)); | |
1254 | napi_schedule(&q_vector->napi); | |
1255 | ||
9a799d71 AK |
1256 | return IRQ_HANDLED; |
1257 | } | |
1258 | ||
021230d4 AV |
1259 | /** |
1260 | * ixgbe_msix_clean_rx - single unshared vector rx clean (all queues) | |
1261 | * @irq: unused | |
1262 | * @data: pointer to our q_vector struct for this interrupt vector | |
1263 | **/ | |
9a799d71 AK |
1264 | static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data) |
1265 | { | |
021230d4 AV |
1266 | struct ixgbe_q_vector *q_vector = data; |
1267 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
3a581073 | 1268 | struct ixgbe_ring *rx_ring; |
021230d4 | 1269 | int r_idx; |
30efa5a3 | 1270 | int i; |
021230d4 AV |
1271 | |
1272 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); | |
30efa5a3 JB |
1273 | for (i = 0; i < q_vector->rxr_count; i++) { |
1274 | rx_ring = &(adapter->rx_ring[r_idx]); | |
1275 | rx_ring->total_bytes = 0; | |
1276 | rx_ring->total_packets = 0; | |
1277 | r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues, | |
1278 | r_idx + 1); | |
1279 | } | |
1280 | ||
021230d4 AV |
1281 | if (!q_vector->rxr_count) |
1282 | return IRQ_HANDLED; | |
1283 | ||
30efa5a3 | 1284 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); |
3a581073 | 1285 | rx_ring = &(adapter->rx_ring[r_idx]); |
021230d4 | 1286 | /* disable interrupts on this vector only */ |
fe49f04a | 1287 | ixgbe_irq_disable_queues(adapter, ((u64)1 << q_vector->v_idx)); |
288379f0 | 1288 | napi_schedule(&q_vector->napi); |
021230d4 AV |
1289 | |
1290 | return IRQ_HANDLED; | |
1291 | } | |
1292 | ||
1293 | static irqreturn_t ixgbe_msix_clean_many(int irq, void *data) | |
1294 | { | |
91281fd3 AD |
1295 | struct ixgbe_q_vector *q_vector = data; |
1296 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
1297 | struct ixgbe_ring *ring; | |
1298 | int r_idx; | |
1299 | int i; | |
1300 | ||
1301 | if (!q_vector->txr_count && !q_vector->rxr_count) | |
1302 | return IRQ_HANDLED; | |
1303 | ||
1304 | r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues); | |
1305 | for (i = 0; i < q_vector->txr_count; i++) { | |
1306 | ring = &(adapter->tx_ring[r_idx]); | |
1307 | ring->total_bytes = 0; | |
1308 | ring->total_packets = 0; | |
1309 | r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues, | |
1310 | r_idx + 1); | |
1311 | } | |
1312 | ||
1313 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); | |
1314 | for (i = 0; i < q_vector->rxr_count; i++) { | |
1315 | ring = &(adapter->rx_ring[r_idx]); | |
1316 | ring->total_bytes = 0; | |
1317 | ring->total_packets = 0; | |
1318 | r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues, | |
1319 | r_idx + 1); | |
1320 | } | |
1321 | ||
1322 | /* disable interrupts on this vector only */ | |
1323 | ixgbe_irq_disable_queues(adapter, ((u64)1 << q_vector->v_idx)); | |
1324 | napi_schedule(&q_vector->napi); | |
9a799d71 | 1325 | |
9a799d71 AK |
1326 | return IRQ_HANDLED; |
1327 | } | |
1328 | ||
021230d4 AV |
1329 | /** |
1330 | * ixgbe_clean_rxonly - msix (aka one shot) rx clean routine | |
1331 | * @napi: napi struct with our devices info in it | |
1332 | * @budget: amount of work driver is allowed to do this pass, in packets | |
1333 | * | |
f0848276 JB |
1334 | * This function is optimized for cleaning one queue only on a single |
1335 | * q_vector!!! | |
021230d4 | 1336 | **/ |
9a799d71 AK |
1337 | static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget) |
1338 | { | |
021230d4 | 1339 | struct ixgbe_q_vector *q_vector = |
b4617240 | 1340 | container_of(napi, struct ixgbe_q_vector, napi); |
021230d4 | 1341 | struct ixgbe_adapter *adapter = q_vector->adapter; |
f0848276 | 1342 | struct ixgbe_ring *rx_ring = NULL; |
9a799d71 | 1343 | int work_done = 0; |
021230d4 | 1344 | long r_idx; |
9a799d71 | 1345 | |
021230d4 | 1346 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); |
3a581073 | 1347 | rx_ring = &(adapter->rx_ring[r_idx]); |
5dd2d332 | 1348 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 1349 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) |
3a581073 | 1350 | ixgbe_update_rx_dca(adapter, rx_ring); |
bd0362dd | 1351 | #endif |
9a799d71 | 1352 | |
78b6f4ce | 1353 | ixgbe_clean_rx_irq(q_vector, rx_ring, &work_done, budget); |
9a799d71 | 1354 | |
021230d4 AV |
1355 | /* If all Rx work done, exit the polling mode */ |
1356 | if (work_done < budget) { | |
288379f0 | 1357 | napi_complete(napi); |
509ee935 | 1358 | if (adapter->itr_setting & 1) |
f494e8fa | 1359 | ixgbe_set_itr_msix(q_vector); |
9a799d71 | 1360 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) |
fe49f04a AD |
1361 | ixgbe_irq_enable_queues(adapter, |
1362 | ((u64)1 << q_vector->v_idx)); | |
9a799d71 AK |
1363 | } |
1364 | ||
1365 | return work_done; | |
1366 | } | |
1367 | ||
f0848276 | 1368 | /** |
91281fd3 | 1369 | * ixgbe_clean_rxtx_many - msix (aka one shot) rx clean routine |
f0848276 JB |
1370 | * @napi: napi struct with our devices info in it |
1371 | * @budget: amount of work driver is allowed to do this pass, in packets | |
1372 | * | |
1373 | * This function will clean more than one rx queue associated with a | |
1374 | * q_vector. | |
1375 | **/ | |
91281fd3 | 1376 | static int ixgbe_clean_rxtx_many(struct napi_struct *napi, int budget) |
f0848276 JB |
1377 | { |
1378 | struct ixgbe_q_vector *q_vector = | |
1379 | container_of(napi, struct ixgbe_q_vector, napi); | |
1380 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
91281fd3 | 1381 | struct ixgbe_ring *ring = NULL; |
f0848276 JB |
1382 | int work_done = 0, i; |
1383 | long r_idx; | |
91281fd3 AD |
1384 | bool tx_clean_complete = true; |
1385 | ||
1386 | r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues); | |
1387 | for (i = 0; i < q_vector->txr_count; i++) { | |
1388 | ring = &(adapter->tx_ring[r_idx]); | |
1389 | #ifdef CONFIG_IXGBE_DCA | |
1390 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) | |
1391 | ixgbe_update_tx_dca(adapter, ring); | |
1392 | #endif | |
1393 | tx_clean_complete &= ixgbe_clean_tx_irq(q_vector, ring); | |
1394 | r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues, | |
1395 | r_idx + 1); | |
1396 | } | |
f0848276 JB |
1397 | |
1398 | /* attempt to distribute budget to each queue fairly, but don't allow | |
1399 | * the budget to go below 1 because we'll exit polling */ | |
1400 | budget /= (q_vector->rxr_count ?: 1); | |
1401 | budget = max(budget, 1); | |
1402 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); | |
1403 | for (i = 0; i < q_vector->rxr_count; i++) { | |
91281fd3 | 1404 | ring = &(adapter->rx_ring[r_idx]); |
5dd2d332 | 1405 | #ifdef CONFIG_IXGBE_DCA |
f0848276 | 1406 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) |
91281fd3 | 1407 | ixgbe_update_rx_dca(adapter, ring); |
f0848276 | 1408 | #endif |
91281fd3 | 1409 | ixgbe_clean_rx_irq(q_vector, ring, &work_done, budget); |
f0848276 JB |
1410 | r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues, |
1411 | r_idx + 1); | |
1412 | } | |
1413 | ||
1414 | r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues); | |
91281fd3 | 1415 | ring = &(adapter->rx_ring[r_idx]); |
f0848276 | 1416 | /* If all Rx work done, exit the polling mode */ |
7f821875 | 1417 | if (work_done < budget) { |
288379f0 | 1418 | napi_complete(napi); |
509ee935 | 1419 | if (adapter->itr_setting & 1) |
f0848276 JB |
1420 | ixgbe_set_itr_msix(q_vector); |
1421 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
fe49f04a AD |
1422 | ixgbe_irq_enable_queues(adapter, |
1423 | ((u64)1 << q_vector->v_idx)); | |
f0848276 JB |
1424 | return 0; |
1425 | } | |
1426 | ||
1427 | return work_done; | |
1428 | } | |
91281fd3 AD |
1429 | |
1430 | /** | |
1431 | * ixgbe_clean_txonly - msix (aka one shot) tx clean routine | |
1432 | * @napi: napi struct with our devices info in it | |
1433 | * @budget: amount of work driver is allowed to do this pass, in packets | |
1434 | * | |
1435 | * This function is optimized for cleaning one queue only on a single | |
1436 | * q_vector!!! | |
1437 | **/ | |
1438 | static int ixgbe_clean_txonly(struct napi_struct *napi, int budget) | |
1439 | { | |
1440 | struct ixgbe_q_vector *q_vector = | |
1441 | container_of(napi, struct ixgbe_q_vector, napi); | |
1442 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
1443 | struct ixgbe_ring *tx_ring = NULL; | |
1444 | int work_done = 0; | |
1445 | long r_idx; | |
1446 | ||
1447 | r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues); | |
1448 | tx_ring = &(adapter->tx_ring[r_idx]); | |
1449 | #ifdef CONFIG_IXGBE_DCA | |
1450 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) | |
1451 | ixgbe_update_tx_dca(adapter, tx_ring); | |
1452 | #endif | |
1453 | ||
1454 | if (!ixgbe_clean_tx_irq(q_vector, tx_ring)) | |
1455 | work_done = budget; | |
1456 | ||
1457 | /* If all Rx work done, exit the polling mode */ | |
1458 | if (work_done < budget) { | |
1459 | napi_complete(napi); | |
1460 | if (adapter->itr_setting & 1) | |
1461 | ixgbe_set_itr_msix(q_vector); | |
1462 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
1463 | ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx)); | |
1464 | } | |
1465 | ||
1466 | return work_done; | |
1467 | } | |
1468 | ||
021230d4 | 1469 | static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx, |
b4617240 | 1470 | int r_idx) |
021230d4 | 1471 | { |
7a921c93 AD |
1472 | struct ixgbe_q_vector *q_vector = a->q_vector[v_idx]; |
1473 | ||
1474 | set_bit(r_idx, q_vector->rxr_idx); | |
1475 | q_vector->rxr_count++; | |
021230d4 AV |
1476 | } |
1477 | ||
1478 | static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx, | |
7a921c93 | 1479 | int t_idx) |
021230d4 | 1480 | { |
7a921c93 AD |
1481 | struct ixgbe_q_vector *q_vector = a->q_vector[v_idx]; |
1482 | ||
1483 | set_bit(t_idx, q_vector->txr_idx); | |
1484 | q_vector->txr_count++; | |
021230d4 AV |
1485 | } |
1486 | ||
9a799d71 | 1487 | /** |
021230d4 AV |
1488 | * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors |
1489 | * @adapter: board private structure to initialize | |
1490 | * @vectors: allotted vector count for descriptor rings | |
9a799d71 | 1491 | * |
021230d4 AV |
1492 | * This function maps descriptor rings to the queue-specific vectors |
1493 | * we were allotted through the MSI-X enabling code. Ideally, we'd have | |
1494 | * one vector per ring/queue, but on a constrained vector budget, we | |
1495 | * group the rings as "efficiently" as possible. You would add new | |
1496 | * mapping configurations in here. | |
9a799d71 | 1497 | **/ |
021230d4 | 1498 | static int ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter, |
b4617240 | 1499 | int vectors) |
021230d4 AV |
1500 | { |
1501 | int v_start = 0; | |
1502 | int rxr_idx = 0, txr_idx = 0; | |
1503 | int rxr_remaining = adapter->num_rx_queues; | |
1504 | int txr_remaining = adapter->num_tx_queues; | |
1505 | int i, j; | |
1506 | int rqpv, tqpv; | |
1507 | int err = 0; | |
1508 | ||
1509 | /* No mapping required if MSI-X is disabled. */ | |
1510 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) | |
1511 | goto out; | |
9a799d71 | 1512 | |
021230d4 AV |
1513 | /* |
1514 | * The ideal configuration... | |
1515 | * We have enough vectors to map one per queue. | |
1516 | */ | |
1517 | if (vectors == adapter->num_rx_queues + adapter->num_tx_queues) { | |
1518 | for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++) | |
1519 | map_vector_to_rxq(adapter, v_start, rxr_idx); | |
9a799d71 | 1520 | |
021230d4 AV |
1521 | for (; txr_idx < txr_remaining; v_start++, txr_idx++) |
1522 | map_vector_to_txq(adapter, v_start, txr_idx); | |
9a799d71 | 1523 | |
9a799d71 | 1524 | goto out; |
021230d4 | 1525 | } |
9a799d71 | 1526 | |
021230d4 AV |
1527 | /* |
1528 | * If we don't have enough vectors for a 1-to-1 | |
1529 | * mapping, we'll have to group them so there are | |
1530 | * multiple queues per vector. | |
1531 | */ | |
1532 | /* Re-adjusting *qpv takes care of the remainder. */ | |
1533 | for (i = v_start; i < vectors; i++) { | |
1534 | rqpv = DIV_ROUND_UP(rxr_remaining, vectors - i); | |
1535 | for (j = 0; j < rqpv; j++) { | |
1536 | map_vector_to_rxq(adapter, i, rxr_idx); | |
1537 | rxr_idx++; | |
1538 | rxr_remaining--; | |
1539 | } | |
1540 | } | |
1541 | for (i = v_start; i < vectors; i++) { | |
1542 | tqpv = DIV_ROUND_UP(txr_remaining, vectors - i); | |
1543 | for (j = 0; j < tqpv; j++) { | |
1544 | map_vector_to_txq(adapter, i, txr_idx); | |
1545 | txr_idx++; | |
1546 | txr_remaining--; | |
9a799d71 | 1547 | } |
9a799d71 AK |
1548 | } |
1549 | ||
021230d4 AV |
1550 | out: |
1551 | return err; | |
1552 | } | |
1553 | ||
1554 | /** | |
1555 | * ixgbe_request_msix_irqs - Initialize MSI-X interrupts | |
1556 | * @adapter: board private structure | |
1557 | * | |
1558 | * ixgbe_request_msix_irqs allocates MSI-X vectors and requests | |
1559 | * interrupts from the kernel. | |
1560 | **/ | |
1561 | static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter) | |
1562 | { | |
1563 | struct net_device *netdev = adapter->netdev; | |
1564 | irqreturn_t (*handler)(int, void *); | |
1565 | int i, vector, q_vectors, err; | |
cb13fc20 | 1566 | int ri=0, ti=0; |
021230d4 AV |
1567 | |
1568 | /* Decrement for Other and TCP Timer vectors */ | |
1569 | q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
1570 | ||
1571 | /* Map the Tx/Rx rings to the vectors we were allotted. */ | |
1572 | err = ixgbe_map_rings_to_vectors(adapter, q_vectors); | |
1573 | if (err) | |
1574 | goto out; | |
1575 | ||
1576 | #define SET_HANDLER(_v) ((!(_v)->rxr_count) ? &ixgbe_msix_clean_tx : \ | |
b4617240 PW |
1577 | (!(_v)->txr_count) ? &ixgbe_msix_clean_rx : \ |
1578 | &ixgbe_msix_clean_many) | |
021230d4 | 1579 | for (vector = 0; vector < q_vectors; vector++) { |
7a921c93 | 1580 | handler = SET_HANDLER(adapter->q_vector[vector]); |
cb13fc20 RO |
1581 | |
1582 | if(handler == &ixgbe_msix_clean_rx) { | |
1583 | sprintf(adapter->name[vector], "%s-%s-%d", | |
1584 | netdev->name, "rx", ri++); | |
1585 | } | |
1586 | else if(handler == &ixgbe_msix_clean_tx) { | |
1587 | sprintf(adapter->name[vector], "%s-%s-%d", | |
1588 | netdev->name, "tx", ti++); | |
1589 | } | |
1590 | else | |
1591 | sprintf(adapter->name[vector], "%s-%s-%d", | |
1592 | netdev->name, "TxRx", vector); | |
1593 | ||
021230d4 | 1594 | err = request_irq(adapter->msix_entries[vector].vector, |
b4617240 | 1595 | handler, 0, adapter->name[vector], |
7a921c93 | 1596 | adapter->q_vector[vector]); |
9a799d71 AK |
1597 | if (err) { |
1598 | DPRINTK(PROBE, ERR, | |
b4617240 PW |
1599 | "request_irq failed for MSIX interrupt " |
1600 | "Error: %d\n", err); | |
021230d4 | 1601 | goto free_queue_irqs; |
9a799d71 | 1602 | } |
9a799d71 AK |
1603 | } |
1604 | ||
021230d4 AV |
1605 | sprintf(adapter->name[vector], "%s:lsc", netdev->name); |
1606 | err = request_irq(adapter->msix_entries[vector].vector, | |
b4617240 | 1607 | &ixgbe_msix_lsc, 0, adapter->name[vector], netdev); |
9a799d71 AK |
1608 | if (err) { |
1609 | DPRINTK(PROBE, ERR, | |
1610 | "request_irq for msix_lsc failed: %d\n", err); | |
021230d4 | 1611 | goto free_queue_irqs; |
9a799d71 AK |
1612 | } |
1613 | ||
9a799d71 AK |
1614 | return 0; |
1615 | ||
021230d4 AV |
1616 | free_queue_irqs: |
1617 | for (i = vector - 1; i >= 0; i--) | |
1618 | free_irq(adapter->msix_entries[--vector].vector, | |
7a921c93 | 1619 | adapter->q_vector[i]); |
021230d4 AV |
1620 | adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED; |
1621 | pci_disable_msix(adapter->pdev); | |
9a799d71 AK |
1622 | kfree(adapter->msix_entries); |
1623 | adapter->msix_entries = NULL; | |
021230d4 | 1624 | out: |
9a799d71 AK |
1625 | return err; |
1626 | } | |
1627 | ||
f494e8fa AV |
1628 | static void ixgbe_set_itr(struct ixgbe_adapter *adapter) |
1629 | { | |
7a921c93 | 1630 | struct ixgbe_q_vector *q_vector = adapter->q_vector[0]; |
f494e8fa AV |
1631 | u8 current_itr; |
1632 | u32 new_itr = q_vector->eitr; | |
1633 | struct ixgbe_ring *rx_ring = &adapter->rx_ring[0]; | |
1634 | struct ixgbe_ring *tx_ring = &adapter->tx_ring[0]; | |
1635 | ||
30efa5a3 | 1636 | q_vector->tx_itr = ixgbe_update_itr(adapter, new_itr, |
b4617240 PW |
1637 | q_vector->tx_itr, |
1638 | tx_ring->total_packets, | |
1639 | tx_ring->total_bytes); | |
30efa5a3 | 1640 | q_vector->rx_itr = ixgbe_update_itr(adapter, new_itr, |
b4617240 PW |
1641 | q_vector->rx_itr, |
1642 | rx_ring->total_packets, | |
1643 | rx_ring->total_bytes); | |
f494e8fa | 1644 | |
30efa5a3 | 1645 | current_itr = max(q_vector->rx_itr, q_vector->tx_itr); |
f494e8fa AV |
1646 | |
1647 | switch (current_itr) { | |
1648 | /* counts and packets in update_itr are dependent on these numbers */ | |
1649 | case lowest_latency: | |
1650 | new_itr = 100000; | |
1651 | break; | |
1652 | case low_latency: | |
1653 | new_itr = 20000; /* aka hwitr = ~200 */ | |
1654 | break; | |
1655 | case bulk_latency: | |
1656 | new_itr = 8000; | |
1657 | break; | |
1658 | default: | |
1659 | break; | |
1660 | } | |
1661 | ||
1662 | if (new_itr != q_vector->eitr) { | |
fe49f04a AD |
1663 | /* do an exponential smoothing */ |
1664 | new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100); | |
509ee935 JB |
1665 | |
1666 | /* save the algorithm value here, not the smoothed one */ | |
1667 | q_vector->eitr = new_itr; | |
fe49f04a AD |
1668 | |
1669 | ixgbe_write_eitr(q_vector); | |
f494e8fa AV |
1670 | } |
1671 | ||
1672 | return; | |
1673 | } | |
1674 | ||
79aefa45 AD |
1675 | /** |
1676 | * ixgbe_irq_enable - Enable default interrupt generation settings | |
1677 | * @adapter: board private structure | |
1678 | **/ | |
1679 | static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter) | |
1680 | { | |
1681 | u32 mask; | |
835462fc NS |
1682 | |
1683 | mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE); | |
6ab33d51 DM |
1684 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) |
1685 | mask |= IXGBE_EIMS_GPI_SDP1; | |
e8e26350 | 1686 | if (adapter->hw.mac.type == ixgbe_mac_82599EB) { |
2a41ff81 | 1687 | mask |= IXGBE_EIMS_ECC; |
e8e26350 PW |
1688 | mask |= IXGBE_EIMS_GPI_SDP1; |
1689 | mask |= IXGBE_EIMS_GPI_SDP2; | |
1690 | } | |
c4cf55e5 PWJ |
1691 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE || |
1692 | adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) | |
1693 | mask |= IXGBE_EIMS_FLOW_DIR; | |
e8e26350 | 1694 | |
79aefa45 | 1695 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask); |
835462fc | 1696 | ixgbe_irq_enable_queues(adapter, ~0); |
79aefa45 AD |
1697 | IXGBE_WRITE_FLUSH(&adapter->hw); |
1698 | } | |
021230d4 | 1699 | |
9a799d71 | 1700 | /** |
021230d4 | 1701 | * ixgbe_intr - legacy mode Interrupt Handler |
9a799d71 AK |
1702 | * @irq: interrupt number |
1703 | * @data: pointer to a network interface device structure | |
9a799d71 AK |
1704 | **/ |
1705 | static irqreturn_t ixgbe_intr(int irq, void *data) | |
1706 | { | |
1707 | struct net_device *netdev = data; | |
1708 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
1709 | struct ixgbe_hw *hw = &adapter->hw; | |
7a921c93 | 1710 | struct ixgbe_q_vector *q_vector = adapter->q_vector[0]; |
9a799d71 AK |
1711 | u32 eicr; |
1712 | ||
54037505 DS |
1713 | /* |
1714 | * Workaround for silicon errata. Mask the interrupts | |
1715 | * before the read of EICR. | |
1716 | */ | |
1717 | IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK); | |
1718 | ||
021230d4 AV |
1719 | /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read |
1720 | * therefore no explict interrupt disable is necessary */ | |
1721 | eicr = IXGBE_READ_REG(hw, IXGBE_EICR); | |
f47cf66e JB |
1722 | if (!eicr) { |
1723 | /* shared interrupt alert! | |
1724 | * make sure interrupts are enabled because the read will | |
1725 | * have disabled interrupts due to EIAM */ | |
1726 | ixgbe_irq_enable(adapter); | |
9a799d71 | 1727 | return IRQ_NONE; /* Not our interrupt */ |
f47cf66e | 1728 | } |
9a799d71 | 1729 | |
cf8280ee JB |
1730 | if (eicr & IXGBE_EICR_LSC) |
1731 | ixgbe_check_lsc(adapter); | |
021230d4 | 1732 | |
e8e26350 PW |
1733 | if (hw->mac.type == ixgbe_mac_82599EB) |
1734 | ixgbe_check_sfp_event(adapter, eicr); | |
1735 | ||
0befdb3e JB |
1736 | ixgbe_check_fan_failure(adapter, eicr); |
1737 | ||
7a921c93 | 1738 | if (napi_schedule_prep(&(q_vector->napi))) { |
f494e8fa AV |
1739 | adapter->tx_ring[0].total_packets = 0; |
1740 | adapter->tx_ring[0].total_bytes = 0; | |
1741 | adapter->rx_ring[0].total_packets = 0; | |
1742 | adapter->rx_ring[0].total_bytes = 0; | |
021230d4 | 1743 | /* would disable interrupts here but EIAM disabled it */ |
7a921c93 | 1744 | __napi_schedule(&(q_vector->napi)); |
9a799d71 AK |
1745 | } |
1746 | ||
1747 | return IRQ_HANDLED; | |
1748 | } | |
1749 | ||
021230d4 AV |
1750 | static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter) |
1751 | { | |
1752 | int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
1753 | ||
1754 | for (i = 0; i < q_vectors; i++) { | |
7a921c93 | 1755 | struct ixgbe_q_vector *q_vector = adapter->q_vector[i]; |
021230d4 AV |
1756 | bitmap_zero(q_vector->rxr_idx, MAX_RX_QUEUES); |
1757 | bitmap_zero(q_vector->txr_idx, MAX_TX_QUEUES); | |
1758 | q_vector->rxr_count = 0; | |
1759 | q_vector->txr_count = 0; | |
1760 | } | |
1761 | } | |
1762 | ||
9a799d71 AK |
1763 | /** |
1764 | * ixgbe_request_irq - initialize interrupts | |
1765 | * @adapter: board private structure | |
1766 | * | |
1767 | * Attempts to configure interrupts using the best available | |
1768 | * capabilities of the hardware and kernel. | |
1769 | **/ | |
021230d4 | 1770 | static int ixgbe_request_irq(struct ixgbe_adapter *adapter) |
9a799d71 AK |
1771 | { |
1772 | struct net_device *netdev = adapter->netdev; | |
021230d4 | 1773 | int err; |
9a799d71 | 1774 | |
021230d4 AV |
1775 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
1776 | err = ixgbe_request_msix_irqs(adapter); | |
1777 | } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) { | |
1778 | err = request_irq(adapter->pdev->irq, &ixgbe_intr, 0, | |
b4617240 | 1779 | netdev->name, netdev); |
021230d4 AV |
1780 | } else { |
1781 | err = request_irq(adapter->pdev->irq, &ixgbe_intr, IRQF_SHARED, | |
b4617240 | 1782 | netdev->name, netdev); |
9a799d71 AK |
1783 | } |
1784 | ||
9a799d71 AK |
1785 | if (err) |
1786 | DPRINTK(PROBE, ERR, "request_irq failed, Error %d\n", err); | |
1787 | ||
9a799d71 AK |
1788 | return err; |
1789 | } | |
1790 | ||
1791 | static void ixgbe_free_irq(struct ixgbe_adapter *adapter) | |
1792 | { | |
1793 | struct net_device *netdev = adapter->netdev; | |
1794 | ||
1795 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { | |
021230d4 | 1796 | int i, q_vectors; |
9a799d71 | 1797 | |
021230d4 AV |
1798 | q_vectors = adapter->num_msix_vectors; |
1799 | ||
1800 | i = q_vectors - 1; | |
9a799d71 | 1801 | free_irq(adapter->msix_entries[i].vector, netdev); |
9a799d71 | 1802 | |
021230d4 AV |
1803 | i--; |
1804 | for (; i >= 0; i--) { | |
1805 | free_irq(adapter->msix_entries[i].vector, | |
7a921c93 | 1806 | adapter->q_vector[i]); |
021230d4 AV |
1807 | } |
1808 | ||
1809 | ixgbe_reset_q_vectors(adapter); | |
1810 | } else { | |
1811 | free_irq(adapter->pdev->irq, netdev); | |
9a799d71 AK |
1812 | } |
1813 | } | |
1814 | ||
22d5a71b JB |
1815 | /** |
1816 | * ixgbe_irq_disable - Mask off interrupt generation on the NIC | |
1817 | * @adapter: board private structure | |
1818 | **/ | |
1819 | static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter) | |
1820 | { | |
835462fc NS |
1821 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { |
1822 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0); | |
1823 | } else { | |
1824 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000); | |
1825 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0); | |
22d5a71b | 1826 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0); |
22d5a71b JB |
1827 | } |
1828 | IXGBE_WRITE_FLUSH(&adapter->hw); | |
1829 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { | |
1830 | int i; | |
1831 | for (i = 0; i < adapter->num_msix_vectors; i++) | |
1832 | synchronize_irq(adapter->msix_entries[i].vector); | |
1833 | } else { | |
1834 | synchronize_irq(adapter->pdev->irq); | |
1835 | } | |
1836 | } | |
1837 | ||
9a799d71 AK |
1838 | /** |
1839 | * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts | |
1840 | * | |
1841 | **/ | |
1842 | static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter) | |
1843 | { | |
9a799d71 AK |
1844 | struct ixgbe_hw *hw = &adapter->hw; |
1845 | ||
021230d4 | 1846 | IXGBE_WRITE_REG(hw, IXGBE_EITR(0), |
30efa5a3 | 1847 | EITR_INTS_PER_SEC_TO_REG(adapter->eitr_param)); |
9a799d71 | 1848 | |
e8e26350 PW |
1849 | ixgbe_set_ivar(adapter, 0, 0, 0); |
1850 | ixgbe_set_ivar(adapter, 1, 0, 0); | |
021230d4 AV |
1851 | |
1852 | map_vector_to_rxq(adapter, 0, 0); | |
1853 | map_vector_to_txq(adapter, 0, 0); | |
1854 | ||
1855 | DPRINTK(HW, INFO, "Legacy interrupt IVAR setup done\n"); | |
9a799d71 AK |
1856 | } |
1857 | ||
1858 | /** | |
3a581073 | 1859 | * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset |
9a799d71 AK |
1860 | * @adapter: board private structure |
1861 | * | |
1862 | * Configure the Tx unit of the MAC after a reset. | |
1863 | **/ | |
1864 | static void ixgbe_configure_tx(struct ixgbe_adapter *adapter) | |
1865 | { | |
12207e49 | 1866 | u64 tdba; |
9a799d71 | 1867 | struct ixgbe_hw *hw = &adapter->hw; |
021230d4 | 1868 | u32 i, j, tdlen, txctrl; |
9a799d71 AK |
1869 | |
1870 | /* Setup the HW Tx Head and Tail descriptor pointers */ | |
1871 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
e01c31a5 JB |
1872 | struct ixgbe_ring *ring = &adapter->tx_ring[i]; |
1873 | j = ring->reg_idx; | |
1874 | tdba = ring->dma; | |
1875 | tdlen = ring->count * sizeof(union ixgbe_adv_tx_desc); | |
021230d4 | 1876 | IXGBE_WRITE_REG(hw, IXGBE_TDBAL(j), |
284901a9 | 1877 | (tdba & DMA_BIT_MASK(32))); |
021230d4 AV |
1878 | IXGBE_WRITE_REG(hw, IXGBE_TDBAH(j), (tdba >> 32)); |
1879 | IXGBE_WRITE_REG(hw, IXGBE_TDLEN(j), tdlen); | |
1880 | IXGBE_WRITE_REG(hw, IXGBE_TDH(j), 0); | |
1881 | IXGBE_WRITE_REG(hw, IXGBE_TDT(j), 0); | |
1882 | adapter->tx_ring[i].head = IXGBE_TDH(j); | |
1883 | adapter->tx_ring[i].tail = IXGBE_TDT(j); | |
1884 | /* Disable Tx Head Writeback RO bit, since this hoses | |
1885 | * bookkeeping if things aren't delivered in order. | |
1886 | */ | |
e01c31a5 | 1887 | txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(j)); |
021230d4 | 1888 | txctrl &= ~IXGBE_DCA_TXCTRL_TX_WB_RO_EN; |
e01c31a5 | 1889 | IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(j), txctrl); |
9a799d71 | 1890 | } |
e8e26350 PW |
1891 | if (hw->mac.type == ixgbe_mac_82599EB) { |
1892 | /* We enable 8 traffic classes, DCB only */ | |
1893 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) | |
1894 | IXGBE_WRITE_REG(hw, IXGBE_MTQC, (IXGBE_MTQC_RT_ENA | | |
1895 | IXGBE_MTQC_8TC_8TQ)); | |
1896 | } | |
9a799d71 AK |
1897 | } |
1898 | ||
e8e26350 | 1899 | #define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2 |
cc41ac7c JB |
1900 | |
1901 | static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter, int index) | |
1902 | { | |
1903 | struct ixgbe_ring *rx_ring; | |
1904 | u32 srrctl; | |
e8e26350 | 1905 | int queue0 = 0; |
3be1adfb | 1906 | unsigned long mask; |
0cefafad | 1907 | struct ixgbe_ring_feature *feature = adapter->ring_feature; |
3be1adfb | 1908 | |
e8e26350 | 1909 | if (adapter->hw.mac.type == ixgbe_mac_82599EB) { |
163de42e | 1910 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { |
0cefafad | 1911 | int dcb_i = feature[RING_F_DCB].indices; |
163de42e AD |
1912 | if (dcb_i == 8) |
1913 | queue0 = index >> 4; | |
1914 | else if (dcb_i == 4) | |
1915 | queue0 = index >> 5; | |
1916 | else | |
1917 | dev_err(&adapter->pdev->dev, "Invalid DCB " | |
1918 | "configuration\n"); | |
0331a832 YZ |
1919 | #ifdef IXGBE_FCOE |
1920 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) { | |
1921 | struct ixgbe_ring_feature *f; | |
1922 | ||
1923 | rx_ring = &adapter->rx_ring[queue0]; | |
1924 | f = &adapter->ring_feature[RING_F_FCOE]; | |
1925 | if ((queue0 == 0) && (index > rx_ring->reg_idx)) | |
1926 | queue0 = f->mask + index - | |
1927 | rx_ring->reg_idx - 1; | |
1928 | } | |
1929 | #endif /* IXGBE_FCOE */ | |
163de42e AD |
1930 | } else { |
1931 | queue0 = index; | |
1932 | } | |
cc41ac7c | 1933 | } else { |
0cefafad | 1934 | mask = (unsigned long) feature[RING_F_RSS].mask; |
3be1adfb AD |
1935 | queue0 = index & mask; |
1936 | index = index & mask; | |
cc41ac7c | 1937 | } |
3be1adfb | 1938 | |
cc41ac7c JB |
1939 | rx_ring = &adapter->rx_ring[queue0]; |
1940 | ||
1941 | srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(index)); | |
1942 | ||
1943 | srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK; | |
1944 | srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK; | |
1945 | ||
afafd5b0 AD |
1946 | srrctl |= (IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) & |
1947 | IXGBE_SRRCTL_BSIZEHDR_MASK; | |
1948 | ||
cc41ac7c | 1949 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { |
afafd5b0 AD |
1950 | #if (PAGE_SIZE / 2) > IXGBE_MAX_RXBUFFER |
1951 | srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT; | |
1952 | #else | |
1953 | srrctl |= (PAGE_SIZE / 2) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT; | |
1954 | #endif | |
cc41ac7c | 1955 | srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS; |
cc41ac7c | 1956 | } else { |
afafd5b0 AD |
1957 | srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >> |
1958 | IXGBE_SRRCTL_BSIZEPKT_SHIFT; | |
cc41ac7c | 1959 | srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF; |
cc41ac7c | 1960 | } |
e8e26350 | 1961 | |
cc41ac7c JB |
1962 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(index), srrctl); |
1963 | } | |
9a799d71 | 1964 | |
0cefafad JB |
1965 | static u32 ixgbe_setup_mrqc(struct ixgbe_adapter *adapter) |
1966 | { | |
1967 | u32 mrqc = 0; | |
1968 | int mask; | |
1969 | ||
1970 | if (!(adapter->hw.mac.type == ixgbe_mac_82599EB)) | |
1971 | return mrqc; | |
1972 | ||
1973 | mask = adapter->flags & (IXGBE_FLAG_RSS_ENABLED | |
1974 | #ifdef CONFIG_IXGBE_DCB | |
1975 | | IXGBE_FLAG_DCB_ENABLED | |
1976 | #endif | |
1977 | ); | |
1978 | ||
1979 | switch (mask) { | |
1980 | case (IXGBE_FLAG_RSS_ENABLED): | |
1981 | mrqc = IXGBE_MRQC_RSSEN; | |
1982 | break; | |
1983 | #ifdef CONFIG_IXGBE_DCB | |
1984 | case (IXGBE_FLAG_DCB_ENABLED): | |
1985 | mrqc = IXGBE_MRQC_RT8TCEN; | |
1986 | break; | |
1987 | #endif /* CONFIG_IXGBE_DCB */ | |
1988 | default: | |
1989 | break; | |
1990 | } | |
1991 | ||
1992 | return mrqc; | |
1993 | } | |
1994 | ||
9a799d71 | 1995 | /** |
3a581073 | 1996 | * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset |
9a799d71 AK |
1997 | * @adapter: board private structure |
1998 | * | |
1999 | * Configure the Rx unit of the MAC after a reset. | |
2000 | **/ | |
2001 | static void ixgbe_configure_rx(struct ixgbe_adapter *adapter) | |
2002 | { | |
2003 | u64 rdba; | |
2004 | struct ixgbe_hw *hw = &adapter->hw; | |
2005 | struct net_device *netdev = adapter->netdev; | |
2006 | int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN; | |
021230d4 | 2007 | int i, j; |
9a799d71 | 2008 | u32 rdlen, rxctrl, rxcsum; |
7c6e0a43 JB |
2009 | static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D, |
2010 | 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE, | |
2011 | 0x6A3E67EA, 0x14364D17, 0x3BED200D}; | |
9a799d71 | 2012 | u32 fctrl, hlreg0; |
509ee935 | 2013 | u32 reta = 0, mrqc = 0; |
cc41ac7c | 2014 | u32 rdrxctl; |
f8212f97 | 2015 | u32 rscctrl; |
7c6e0a43 | 2016 | int rx_buf_len; |
9a799d71 AK |
2017 | |
2018 | /* Decide whether to use packet split mode or not */ | |
762f4c57 | 2019 | adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED; |
9a799d71 | 2020 | |
eacd73f7 YZ |
2021 | #ifdef IXGBE_FCOE |
2022 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
2023 | adapter->flags &= ~IXGBE_FLAG_RX_PS_ENABLED; | |
2024 | #endif /* IXGBE_FCOE */ | |
2025 | ||
9a799d71 AK |
2026 | /* Set the RX buffer length according to the mode */ |
2027 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { | |
7c6e0a43 | 2028 | rx_buf_len = IXGBE_RX_HDR_SIZE; |
e8e26350 PW |
2029 | if (hw->mac.type == ixgbe_mac_82599EB) { |
2030 | /* PSRTYPE must be initialized in 82599 */ | |
2031 | u32 psrtype = IXGBE_PSRTYPE_TCPHDR | | |
2032 | IXGBE_PSRTYPE_UDPHDR | | |
2033 | IXGBE_PSRTYPE_IPV4HDR | | |
dfa12f05 YZ |
2034 | IXGBE_PSRTYPE_IPV6HDR | |
2035 | IXGBE_PSRTYPE_L2HDR; | |
e8e26350 PW |
2036 | IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(0), psrtype); |
2037 | } | |
9a799d71 | 2038 | } else { |
0c19d6af | 2039 | if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) && |
f8212f97 | 2040 | (netdev->mtu <= ETH_DATA_LEN)) |
7c6e0a43 | 2041 | rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE; |
9a799d71 | 2042 | else |
7c6e0a43 | 2043 | rx_buf_len = ALIGN(max_frame, 1024); |
9a799d71 AK |
2044 | } |
2045 | ||
2046 | fctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_FCTRL); | |
2047 | fctrl |= IXGBE_FCTRL_BAM; | |
021230d4 | 2048 | fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */ |
e8e26350 | 2049 | fctrl |= IXGBE_FCTRL_PMCF; |
9a799d71 AK |
2050 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_FCTRL, fctrl); |
2051 | ||
2052 | hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0); | |
2053 | if (adapter->netdev->mtu <= ETH_DATA_LEN) | |
2054 | hlreg0 &= ~IXGBE_HLREG0_JUMBOEN; | |
2055 | else | |
2056 | hlreg0 |= IXGBE_HLREG0_JUMBOEN; | |
63f39bd1 YZ |
2057 | #ifdef IXGBE_FCOE |
2058 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
2059 | hlreg0 |= IXGBE_HLREG0_JUMBOEN; | |
2060 | #endif | |
9a799d71 AK |
2061 | IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0); |
2062 | ||
9a799d71 AK |
2063 | rdlen = adapter->rx_ring[0].count * sizeof(union ixgbe_adv_rx_desc); |
2064 | /* disable receives while setting up the descriptors */ | |
2065 | rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL); | |
2066 | IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN); | |
2067 | ||
0cefafad JB |
2068 | /* |
2069 | * Setup the HW Rx Head and Tail Descriptor Pointers and | |
2070 | * the Base and Length of the Rx Descriptor Ring | |
2071 | */ | |
9a799d71 AK |
2072 | for (i = 0; i < adapter->num_rx_queues; i++) { |
2073 | rdba = adapter->rx_ring[i].dma; | |
7c6e0a43 | 2074 | j = adapter->rx_ring[i].reg_idx; |
284901a9 | 2075 | IXGBE_WRITE_REG(hw, IXGBE_RDBAL(j), (rdba & DMA_BIT_MASK(32))); |
7c6e0a43 JB |
2076 | IXGBE_WRITE_REG(hw, IXGBE_RDBAH(j), (rdba >> 32)); |
2077 | IXGBE_WRITE_REG(hw, IXGBE_RDLEN(j), rdlen); | |
2078 | IXGBE_WRITE_REG(hw, IXGBE_RDH(j), 0); | |
2079 | IXGBE_WRITE_REG(hw, IXGBE_RDT(j), 0); | |
2080 | adapter->rx_ring[i].head = IXGBE_RDH(j); | |
2081 | adapter->rx_ring[i].tail = IXGBE_RDT(j); | |
2082 | adapter->rx_ring[i].rx_buf_len = rx_buf_len; | |
cc41ac7c | 2083 | |
63f39bd1 YZ |
2084 | #ifdef IXGBE_FCOE |
2085 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) { | |
2086 | struct ixgbe_ring_feature *f; | |
2087 | f = &adapter->ring_feature[RING_F_FCOE]; | |
2088 | if ((rx_buf_len < IXGBE_FCOE_JUMBO_FRAME_SIZE) && | |
2089 | (i >= f->mask) && (i < f->mask + f->indices)) | |
2090 | adapter->rx_ring[i].rx_buf_len = | |
2091 | IXGBE_FCOE_JUMBO_FRAME_SIZE; | |
2092 | } | |
2093 | ||
2094 | #endif /* IXGBE_FCOE */ | |
cc41ac7c | 2095 | ixgbe_configure_srrctl(adapter, j); |
9a799d71 AK |
2096 | } |
2097 | ||
e8e26350 PW |
2098 | if (hw->mac.type == ixgbe_mac_82598EB) { |
2099 | /* | |
2100 | * For VMDq support of different descriptor types or | |
2101 | * buffer sizes through the use of multiple SRRCTL | |
2102 | * registers, RDRXCTL.MVMEN must be set to 1 | |
2103 | * | |
2104 | * also, the manual doesn't mention it clearly but DCA hints | |
2105 | * will only use queue 0's tags unless this bit is set. Side | |
2106 | * effects of setting this bit are only that SRRCTL must be | |
2107 | * fully programmed [0..15] | |
2108 | */ | |
2a41ff81 JB |
2109 | rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL); |
2110 | rdrxctl |= IXGBE_RDRXCTL_MVMEN; | |
2111 | IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl); | |
2f90b865 | 2112 | } |
177db6ff | 2113 | |
e8e26350 | 2114 | /* Program MRQC for the distribution of queues */ |
0cefafad | 2115 | mrqc = ixgbe_setup_mrqc(adapter); |
e8e26350 | 2116 | |
021230d4 | 2117 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { |
9a799d71 | 2118 | /* Fill out redirection table */ |
021230d4 AV |
2119 | for (i = 0, j = 0; i < 128; i++, j++) { |
2120 | if (j == adapter->ring_feature[RING_F_RSS].indices) | |
2121 | j = 0; | |
2122 | /* reta = 4-byte sliding window of | |
2123 | * 0x00..(indices-1)(indices-1)00..etc. */ | |
2124 | reta = (reta << 8) | (j * 0x11); | |
2125 | if ((i & 3) == 3) | |
2126 | IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta); | |
9a799d71 AK |
2127 | } |
2128 | ||
2129 | /* Fill out hash function seeds */ | |
2130 | for (i = 0; i < 10; i++) | |
7c6e0a43 | 2131 | IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]); |
9a799d71 | 2132 | |
2a41ff81 JB |
2133 | if (hw->mac.type == ixgbe_mac_82598EB) |
2134 | mrqc |= IXGBE_MRQC_RSSEN; | |
9a799d71 | 2135 | /* Perform hash on these packet types */ |
2a41ff81 JB |
2136 | mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4 |
2137 | | IXGBE_MRQC_RSS_FIELD_IPV4_TCP | |
2138 | | IXGBE_MRQC_RSS_FIELD_IPV4_UDP | |
2139 | | IXGBE_MRQC_RSS_FIELD_IPV6 | |
2140 | | IXGBE_MRQC_RSS_FIELD_IPV6_TCP | |
2141 | | IXGBE_MRQC_RSS_FIELD_IPV6_UDP; | |
021230d4 | 2142 | } |
2a41ff81 | 2143 | IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc); |
9a799d71 | 2144 | |
021230d4 AV |
2145 | rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM); |
2146 | ||
2147 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED || | |
2148 | adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED) { | |
2149 | /* Disable indicating checksum in descriptor, enables | |
2150 | * RSS hash */ | |
9a799d71 | 2151 | rxcsum |= IXGBE_RXCSUM_PCSD; |
9a799d71 | 2152 | } |
021230d4 AV |
2153 | if (!(rxcsum & IXGBE_RXCSUM_PCSD)) { |
2154 | /* Enable IPv4 payload checksum for UDP fragments | |
2155 | * if PCSD is not set */ | |
2156 | rxcsum |= IXGBE_RXCSUM_IPPCSE; | |
2157 | } | |
2158 | ||
2159 | IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum); | |
e8e26350 PW |
2160 | |
2161 | if (hw->mac.type == ixgbe_mac_82599EB) { | |
2162 | rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL); | |
2163 | rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP; | |
f8212f97 | 2164 | rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE; |
e8e26350 PW |
2165 | IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl); |
2166 | } | |
f8212f97 | 2167 | |
0c19d6af | 2168 | if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) { |
f8212f97 AD |
2169 | /* Enable 82599 HW-RSC */ |
2170 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
2171 | j = adapter->rx_ring[i].reg_idx; | |
2172 | rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(j)); | |
2173 | rscctrl |= IXGBE_RSCCTL_RSCEN; | |
2174 | /* | |
e76678dd AD |
2175 | * we must limit the number of descriptors so that the |
2176 | * total size of max desc * buf_len is not greater | |
2177 | * than 65535 | |
f8212f97 | 2178 | */ |
e76678dd AD |
2179 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { |
2180 | #if (MAX_SKB_FRAGS > 16) | |
2181 | rscctrl |= IXGBE_RSCCTL_MAXDESC_16; | |
2182 | #elif (MAX_SKB_FRAGS > 8) | |
f8212f97 | 2183 | rscctrl |= IXGBE_RSCCTL_MAXDESC_8; |
e76678dd AD |
2184 | #elif (MAX_SKB_FRAGS > 4) |
2185 | rscctrl |= IXGBE_RSCCTL_MAXDESC_4; | |
f8212f97 | 2186 | #else |
e76678dd | 2187 | rscctrl |= IXGBE_RSCCTL_MAXDESC_1; |
f8212f97 | 2188 | #endif |
e76678dd AD |
2189 | } else { |
2190 | if (rx_buf_len < IXGBE_RXBUFFER_4096) | |
2191 | rscctrl |= IXGBE_RSCCTL_MAXDESC_16; | |
2192 | else if (rx_buf_len < IXGBE_RXBUFFER_8192) | |
2193 | rscctrl |= IXGBE_RSCCTL_MAXDESC_8; | |
2194 | else | |
2195 | rscctrl |= IXGBE_RSCCTL_MAXDESC_4; | |
2196 | } | |
f8212f97 AD |
2197 | IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(j), rscctrl); |
2198 | } | |
2199 | /* Disable RSC for ACK packets */ | |
2200 | IXGBE_WRITE_REG(hw, IXGBE_RSCDBU, | |
2201 | (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU))); | |
2202 | } | |
9a799d71 AK |
2203 | } |
2204 | ||
068c89b0 DS |
2205 | static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid) |
2206 | { | |
2207 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
2208 | struct ixgbe_hw *hw = &adapter->hw; | |
2209 | ||
2210 | /* add VID to filter table */ | |
2211 | hw->mac.ops.set_vfta(&adapter->hw, vid, 0, true); | |
2212 | } | |
2213 | ||
2214 | static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid) | |
2215 | { | |
2216 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
2217 | struct ixgbe_hw *hw = &adapter->hw; | |
2218 | ||
2219 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
2220 | ixgbe_irq_disable(adapter); | |
2221 | ||
2222 | vlan_group_set_device(adapter->vlgrp, vid, NULL); | |
2223 | ||
2224 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
2225 | ixgbe_irq_enable(adapter); | |
2226 | ||
2227 | /* remove VID from filter table */ | |
2228 | hw->mac.ops.set_vfta(&adapter->hw, vid, 0, false); | |
2229 | } | |
2230 | ||
9a799d71 | 2231 | static void ixgbe_vlan_rx_register(struct net_device *netdev, |
b4617240 | 2232 | struct vlan_group *grp) |
9a799d71 AK |
2233 | { |
2234 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
2235 | u32 ctrl; | |
e8e26350 | 2236 | int i, j; |
9a799d71 | 2237 | |
d4f80882 AV |
2238 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) |
2239 | ixgbe_irq_disable(adapter); | |
9a799d71 AK |
2240 | adapter->vlgrp = grp; |
2241 | ||
2f90b865 AD |
2242 | /* |
2243 | * For a DCB driver, always enable VLAN tag stripping so we can | |
2244 | * still receive traffic from a DCB-enabled host even if we're | |
2245 | * not in DCB mode. | |
2246 | */ | |
2247 | ctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_VLNCTRL); | |
e8e26350 PW |
2248 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { |
2249 | ctrl |= IXGBE_VLNCTRL_VME | IXGBE_VLNCTRL_VFE; | |
2250 | ctrl &= ~IXGBE_VLNCTRL_CFIEN; | |
2251 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_VLNCTRL, ctrl); | |
2252 | } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) { | |
2253 | ctrl |= IXGBE_VLNCTRL_VFE; | |
9a799d71 AK |
2254 | /* enable VLAN tag insert/strip */ |
2255 | ctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_VLNCTRL); | |
9a799d71 AK |
2256 | ctrl &= ~IXGBE_VLNCTRL_CFIEN; |
2257 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_VLNCTRL, ctrl); | |
e8e26350 PW |
2258 | for (i = 0; i < adapter->num_rx_queues; i++) { |
2259 | j = adapter->rx_ring[i].reg_idx; | |
2260 | ctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_RXDCTL(j)); | |
2261 | ctrl |= IXGBE_RXDCTL_VME; | |
2262 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_RXDCTL(j), ctrl); | |
2263 | } | |
9a799d71 | 2264 | } |
e8e26350 | 2265 | ixgbe_vlan_rx_add_vid(netdev, 0); |
9a799d71 | 2266 | |
d4f80882 AV |
2267 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) |
2268 | ixgbe_irq_enable(adapter); | |
9a799d71 AK |
2269 | } |
2270 | ||
9a799d71 AK |
2271 | static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter) |
2272 | { | |
2273 | ixgbe_vlan_rx_register(adapter->netdev, adapter->vlgrp); | |
2274 | ||
2275 | if (adapter->vlgrp) { | |
2276 | u16 vid; | |
2277 | for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) { | |
2278 | if (!vlan_group_get_device(adapter->vlgrp, vid)) | |
2279 | continue; | |
2280 | ixgbe_vlan_rx_add_vid(adapter->netdev, vid); | |
2281 | } | |
2282 | } | |
2283 | } | |
2284 | ||
2c5645cf CL |
2285 | static u8 *ixgbe_addr_list_itr(struct ixgbe_hw *hw, u8 **mc_addr_ptr, u32 *vmdq) |
2286 | { | |
2287 | struct dev_mc_list *mc_ptr; | |
2288 | u8 *addr = *mc_addr_ptr; | |
2289 | *vmdq = 0; | |
2290 | ||
2291 | mc_ptr = container_of(addr, struct dev_mc_list, dmi_addr[0]); | |
2292 | if (mc_ptr->next) | |
2293 | *mc_addr_ptr = mc_ptr->next->dmi_addr; | |
2294 | else | |
2295 | *mc_addr_ptr = NULL; | |
2296 | ||
2297 | return addr; | |
2298 | } | |
2299 | ||
9a799d71 | 2300 | /** |
2c5645cf | 2301 | * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set |
9a799d71 AK |
2302 | * @netdev: network interface device structure |
2303 | * | |
2c5645cf CL |
2304 | * The set_rx_method entry point is called whenever the unicast/multicast |
2305 | * address list or the network interface flags are updated. This routine is | |
2306 | * responsible for configuring the hardware for proper unicast, multicast and | |
2307 | * promiscuous mode. | |
9a799d71 | 2308 | **/ |
2c5645cf | 2309 | static void ixgbe_set_rx_mode(struct net_device *netdev) |
9a799d71 AK |
2310 | { |
2311 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
2312 | struct ixgbe_hw *hw = &adapter->hw; | |
3d01625a | 2313 | u32 fctrl, vlnctrl; |
2c5645cf CL |
2314 | u8 *addr_list = NULL; |
2315 | int addr_count = 0; | |
9a799d71 AK |
2316 | |
2317 | /* Check for Promiscuous and All Multicast modes */ | |
2318 | ||
2319 | fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL); | |
3d01625a | 2320 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL); |
9a799d71 AK |
2321 | |
2322 | if (netdev->flags & IFF_PROMISC) { | |
2c5645cf | 2323 | hw->addr_ctrl.user_set_promisc = 1; |
9a799d71 | 2324 | fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE); |
3d01625a | 2325 | vlnctrl &= ~IXGBE_VLNCTRL_VFE; |
9a799d71 | 2326 | } else { |
746b9f02 PM |
2327 | if (netdev->flags & IFF_ALLMULTI) { |
2328 | fctrl |= IXGBE_FCTRL_MPE; | |
2329 | fctrl &= ~IXGBE_FCTRL_UPE; | |
2330 | } else { | |
2331 | fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE); | |
2332 | } | |
3d01625a | 2333 | vlnctrl |= IXGBE_VLNCTRL_VFE; |
2c5645cf | 2334 | hw->addr_ctrl.user_set_promisc = 0; |
9a799d71 AK |
2335 | } |
2336 | ||
2337 | IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl); | |
3d01625a | 2338 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); |
9a799d71 | 2339 | |
2c5645cf | 2340 | /* reprogram secondary unicast list */ |
31278e71 | 2341 | hw->mac.ops.update_uc_addr_list(hw, &netdev->uc.list); |
9a799d71 | 2342 | |
2c5645cf CL |
2343 | /* reprogram multicast list */ |
2344 | addr_count = netdev->mc_count; | |
2345 | if (addr_count) | |
2346 | addr_list = netdev->mc_list->dmi_addr; | |
c44ade9e JB |
2347 | hw->mac.ops.update_mc_addr_list(hw, addr_list, addr_count, |
2348 | ixgbe_addr_list_itr); | |
9a799d71 AK |
2349 | } |
2350 | ||
021230d4 AV |
2351 | static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter) |
2352 | { | |
2353 | int q_idx; | |
2354 | struct ixgbe_q_vector *q_vector; | |
2355 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
2356 | ||
2357 | /* legacy and MSI only use one vector */ | |
2358 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) | |
2359 | q_vectors = 1; | |
2360 | ||
2361 | for (q_idx = 0; q_idx < q_vectors; q_idx++) { | |
f0848276 | 2362 | struct napi_struct *napi; |
7a921c93 | 2363 | q_vector = adapter->q_vector[q_idx]; |
f0848276 | 2364 | napi = &q_vector->napi; |
91281fd3 AD |
2365 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
2366 | if (!q_vector->rxr_count || !q_vector->txr_count) { | |
2367 | if (q_vector->txr_count == 1) | |
2368 | napi->poll = &ixgbe_clean_txonly; | |
2369 | else if (q_vector->rxr_count == 1) | |
2370 | napi->poll = &ixgbe_clean_rxonly; | |
2371 | } | |
2372 | } | |
f0848276 JB |
2373 | |
2374 | napi_enable(napi); | |
021230d4 AV |
2375 | } |
2376 | } | |
2377 | ||
2378 | static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter) | |
2379 | { | |
2380 | int q_idx; | |
2381 | struct ixgbe_q_vector *q_vector; | |
2382 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
2383 | ||
2384 | /* legacy and MSI only use one vector */ | |
2385 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) | |
2386 | q_vectors = 1; | |
2387 | ||
2388 | for (q_idx = 0; q_idx < q_vectors; q_idx++) { | |
7a921c93 | 2389 | q_vector = adapter->q_vector[q_idx]; |
021230d4 AV |
2390 | napi_disable(&q_vector->napi); |
2391 | } | |
2392 | } | |
2393 | ||
7a6b6f51 | 2394 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
2395 | /* |
2396 | * ixgbe_configure_dcb - Configure DCB hardware | |
2397 | * @adapter: ixgbe adapter struct | |
2398 | * | |
2399 | * This is called by the driver on open to configure the DCB hardware. | |
2400 | * This is also called by the gennetlink interface when reconfiguring | |
2401 | * the DCB state. | |
2402 | */ | |
2403 | static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter) | |
2404 | { | |
2405 | struct ixgbe_hw *hw = &adapter->hw; | |
2406 | u32 txdctl, vlnctrl; | |
2407 | int i, j; | |
2408 | ||
2409 | ixgbe_dcb_check_config(&adapter->dcb_cfg); | |
2410 | ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_TX_CONFIG); | |
2411 | ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_RX_CONFIG); | |
2412 | ||
2413 | /* reconfigure the hardware */ | |
2414 | ixgbe_dcb_hw_config(&adapter->hw, &adapter->dcb_cfg); | |
2415 | ||
2416 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
2417 | j = adapter->tx_ring[i].reg_idx; | |
2418 | txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j)); | |
2419 | /* PThresh workaround for Tx hang with DFP enabled. */ | |
2420 | txdctl |= 32; | |
2421 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl); | |
2422 | } | |
2423 | /* Enable VLAN tag insert/strip */ | |
2424 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL); | |
e8e26350 PW |
2425 | if (hw->mac.type == ixgbe_mac_82598EB) { |
2426 | vlnctrl |= IXGBE_VLNCTRL_VME | IXGBE_VLNCTRL_VFE; | |
2427 | vlnctrl &= ~IXGBE_VLNCTRL_CFIEN; | |
2428 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); | |
2429 | } else if (hw->mac.type == ixgbe_mac_82599EB) { | |
2430 | vlnctrl |= IXGBE_VLNCTRL_VFE; | |
2431 | vlnctrl &= ~IXGBE_VLNCTRL_CFIEN; | |
2432 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); | |
2433 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
2434 | j = adapter->rx_ring[i].reg_idx; | |
2435 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j)); | |
2436 | vlnctrl |= IXGBE_RXDCTL_VME; | |
2437 | IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl); | |
2438 | } | |
2439 | } | |
2f90b865 AD |
2440 | hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true); |
2441 | } | |
2442 | ||
2443 | #endif | |
9a799d71 AK |
2444 | static void ixgbe_configure(struct ixgbe_adapter *adapter) |
2445 | { | |
2446 | struct net_device *netdev = adapter->netdev; | |
c4cf55e5 | 2447 | struct ixgbe_hw *hw = &adapter->hw; |
9a799d71 AK |
2448 | int i; |
2449 | ||
2c5645cf | 2450 | ixgbe_set_rx_mode(netdev); |
9a799d71 AK |
2451 | |
2452 | ixgbe_restore_vlan(adapter); | |
7a6b6f51 | 2453 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
2454 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { |
2455 | netif_set_gso_max_size(netdev, 32768); | |
2456 | ixgbe_configure_dcb(adapter); | |
2457 | } else { | |
2458 | netif_set_gso_max_size(netdev, 65536); | |
2459 | } | |
2460 | #else | |
2461 | netif_set_gso_max_size(netdev, 65536); | |
2462 | #endif | |
9a799d71 | 2463 | |
eacd73f7 YZ |
2464 | #ifdef IXGBE_FCOE |
2465 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
2466 | ixgbe_configure_fcoe(adapter); | |
2467 | ||
2468 | #endif /* IXGBE_FCOE */ | |
c4cf55e5 PWJ |
2469 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) { |
2470 | for (i = 0; i < adapter->num_tx_queues; i++) | |
2471 | adapter->tx_ring[i].atr_sample_rate = | |
2472 | adapter->atr_sample_rate; | |
2473 | ixgbe_init_fdir_signature_82599(hw, adapter->fdir_pballoc); | |
2474 | } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) { | |
2475 | ixgbe_init_fdir_perfect_82599(hw, adapter->fdir_pballoc); | |
2476 | } | |
2477 | ||
9a799d71 AK |
2478 | ixgbe_configure_tx(adapter); |
2479 | ixgbe_configure_rx(adapter); | |
2480 | for (i = 0; i < adapter->num_rx_queues; i++) | |
2481 | ixgbe_alloc_rx_buffers(adapter, &adapter->rx_ring[i], | |
b4617240 | 2482 | (adapter->rx_ring[i].count - 1)); |
9a799d71 AK |
2483 | } |
2484 | ||
e8e26350 PW |
2485 | static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw) |
2486 | { | |
2487 | switch (hw->phy.type) { | |
2488 | case ixgbe_phy_sfp_avago: | |
2489 | case ixgbe_phy_sfp_ftl: | |
2490 | case ixgbe_phy_sfp_intel: | |
2491 | case ixgbe_phy_sfp_unknown: | |
2492 | case ixgbe_phy_tw_tyco: | |
2493 | case ixgbe_phy_tw_unknown: | |
2494 | return true; | |
2495 | default: | |
2496 | return false; | |
2497 | } | |
2498 | } | |
2499 | ||
0ecc061d | 2500 | /** |
e8e26350 PW |
2501 | * ixgbe_sfp_link_config - set up SFP+ link |
2502 | * @adapter: pointer to private adapter struct | |
2503 | **/ | |
2504 | static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter) | |
2505 | { | |
2506 | struct ixgbe_hw *hw = &adapter->hw; | |
2507 | ||
2508 | if (hw->phy.multispeed_fiber) { | |
2509 | /* | |
2510 | * In multispeed fiber setups, the device may not have | |
2511 | * had a physical connection when the driver loaded. | |
2512 | * If that's the case, the initial link configuration | |
2513 | * couldn't get the MAC into 10G or 1G mode, so we'll | |
2514 | * never have a link status change interrupt fire. | |
2515 | * We need to try and force an autonegotiation | |
2516 | * session, then bring up link. | |
2517 | */ | |
2518 | hw->mac.ops.setup_sfp(hw); | |
2519 | if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK)) | |
2520 | schedule_work(&adapter->multispeed_fiber_task); | |
2521 | } else { | |
2522 | /* | |
2523 | * Direct Attach Cu and non-multispeed fiber modules | |
2524 | * still need to be configured properly prior to | |
2525 | * attempting link. | |
2526 | */ | |
2527 | if (!(adapter->flags & IXGBE_FLAG_IN_SFP_MOD_TASK)) | |
2528 | schedule_work(&adapter->sfp_config_module_task); | |
2529 | } | |
2530 | } | |
2531 | ||
2532 | /** | |
2533 | * ixgbe_non_sfp_link_config - set up non-SFP+ link | |
0ecc061d PWJ |
2534 | * @hw: pointer to private hardware struct |
2535 | * | |
2536 | * Returns 0 on success, negative on failure | |
2537 | **/ | |
e8e26350 | 2538 | static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw) |
0ecc061d PWJ |
2539 | { |
2540 | u32 autoneg; | |
2541 | bool link_up = false; | |
2542 | u32 ret = IXGBE_ERR_LINK_SETUP; | |
2543 | ||
2544 | if (hw->mac.ops.check_link) | |
2545 | ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false); | |
2546 | ||
2547 | if (ret) | |
2548 | goto link_cfg_out; | |
2549 | ||
2550 | if (hw->mac.ops.get_link_capabilities) | |
2551 | ret = hw->mac.ops.get_link_capabilities(hw, &autoneg, | |
2552 | &hw->mac.autoneg); | |
2553 | if (ret) | |
2554 | goto link_cfg_out; | |
2555 | ||
2556 | if (hw->mac.ops.setup_link_speed) | |
2557 | ret = hw->mac.ops.setup_link_speed(hw, autoneg, true, link_up); | |
0ecc061d PWJ |
2558 | link_cfg_out: |
2559 | return ret; | |
2560 | } | |
2561 | ||
e8e26350 PW |
2562 | #define IXGBE_MAX_RX_DESC_POLL 10 |
2563 | static inline void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter, | |
2564 | int rxr) | |
2565 | { | |
2566 | int j = adapter->rx_ring[rxr].reg_idx; | |
2567 | int k; | |
2568 | ||
2569 | for (k = 0; k < IXGBE_MAX_RX_DESC_POLL; k++) { | |
2570 | if (IXGBE_READ_REG(&adapter->hw, | |
2571 | IXGBE_RXDCTL(j)) & IXGBE_RXDCTL_ENABLE) | |
2572 | break; | |
2573 | else | |
2574 | msleep(1); | |
2575 | } | |
2576 | if (k >= IXGBE_MAX_RX_DESC_POLL) { | |
2577 | DPRINTK(DRV, ERR, "RXDCTL.ENABLE on Rx queue %d " | |
2578 | "not set within the polling period\n", rxr); | |
2579 | } | |
2580 | ixgbe_release_rx_desc(&adapter->hw, &adapter->rx_ring[rxr], | |
2581 | (adapter->rx_ring[rxr].count - 1)); | |
2582 | } | |
2583 | ||
9a799d71 AK |
2584 | static int ixgbe_up_complete(struct ixgbe_adapter *adapter) |
2585 | { | |
2586 | struct net_device *netdev = adapter->netdev; | |
9a799d71 | 2587 | struct ixgbe_hw *hw = &adapter->hw; |
021230d4 | 2588 | int i, j = 0; |
e8e26350 | 2589 | int num_rx_rings = adapter->num_rx_queues; |
0ecc061d | 2590 | int err; |
9a799d71 | 2591 | int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN; |
021230d4 | 2592 | u32 txdctl, rxdctl, mhadd; |
e8e26350 | 2593 | u32 dmatxctl; |
021230d4 | 2594 | u32 gpie; |
9a799d71 | 2595 | |
5eba3699 AV |
2596 | ixgbe_get_hw_control(adapter); |
2597 | ||
021230d4 AV |
2598 | if ((adapter->flags & IXGBE_FLAG_MSIX_ENABLED) || |
2599 | (adapter->flags & IXGBE_FLAG_MSI_ENABLED)) { | |
9a799d71 AK |
2600 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
2601 | gpie = (IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_EIAME | | |
b4617240 | 2602 | IXGBE_GPIE_PBA_SUPPORT | IXGBE_GPIE_OCD); |
9a799d71 AK |
2603 | } else { |
2604 | /* MSI only */ | |
021230d4 | 2605 | gpie = 0; |
9a799d71 | 2606 | } |
021230d4 AV |
2607 | /* XXX: to interrupt immediately for EICS writes, enable this */ |
2608 | /* gpie |= IXGBE_GPIE_EIMEN; */ | |
2609 | IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie); | |
9a799d71 AK |
2610 | } |
2611 | ||
021230d4 AV |
2612 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) { |
2613 | /* legacy interrupts, use EIAM to auto-mask when reading EICR, | |
2614 | * specifically only auto mask tx and rx interrupts */ | |
2615 | IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE); | |
2616 | } | |
9a799d71 | 2617 | |
0befdb3e JB |
2618 | /* Enable fan failure interrupt if media type is copper */ |
2619 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) { | |
2620 | gpie = IXGBE_READ_REG(hw, IXGBE_GPIE); | |
2621 | gpie |= IXGBE_SDP1_GPIEN; | |
2622 | IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie); | |
2623 | } | |
2624 | ||
e8e26350 PW |
2625 | if (hw->mac.type == ixgbe_mac_82599EB) { |
2626 | gpie = IXGBE_READ_REG(hw, IXGBE_GPIE); | |
2627 | gpie |= IXGBE_SDP1_GPIEN; | |
2628 | gpie |= IXGBE_SDP2_GPIEN; | |
2629 | IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie); | |
2630 | } | |
2631 | ||
63f39bd1 YZ |
2632 | #ifdef IXGBE_FCOE |
2633 | /* adjust max frame to be able to do baby jumbo for FCoE */ | |
2634 | if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) && | |
2635 | (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE)) | |
2636 | max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE; | |
2637 | ||
2638 | #endif /* IXGBE_FCOE */ | |
021230d4 | 2639 | mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD); |
9a799d71 AK |
2640 | if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) { |
2641 | mhadd &= ~IXGBE_MHADD_MFS_MASK; | |
2642 | mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT; | |
2643 | ||
2644 | IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd); | |
2645 | } | |
2646 | ||
2647 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
021230d4 AV |
2648 | j = adapter->tx_ring[i].reg_idx; |
2649 | txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j)); | |
e01c31a5 JB |
2650 | /* enable WTHRESH=8 descriptors, to encourage burst writeback */ |
2651 | txdctl |= (8 << 16); | |
e8e26350 PW |
2652 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl); |
2653 | } | |
2654 | ||
2655 | if (hw->mac.type == ixgbe_mac_82599EB) { | |
2656 | /* DMATXCTL.EN must be set after all Tx queue config is done */ | |
2657 | dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL); | |
2658 | dmatxctl |= IXGBE_DMATXCTL_TE; | |
2659 | IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl); | |
2660 | } | |
2661 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
2662 | j = adapter->tx_ring[i].reg_idx; | |
2663 | txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j)); | |
9a799d71 | 2664 | txdctl |= IXGBE_TXDCTL_ENABLE; |
021230d4 | 2665 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl); |
9a799d71 AK |
2666 | } |
2667 | ||
e8e26350 | 2668 | for (i = 0; i < num_rx_rings; i++) { |
021230d4 AV |
2669 | j = adapter->rx_ring[i].reg_idx; |
2670 | rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j)); | |
2671 | /* enable PTHRESH=32 descriptors (half the internal cache) | |
2672 | * and HTHRESH=0 descriptors (to minimize latency on fetch), | |
2673 | * this also removes a pesky rx_no_buffer_count increment */ | |
2674 | rxdctl |= 0x0020; | |
9a799d71 | 2675 | rxdctl |= IXGBE_RXDCTL_ENABLE; |
021230d4 | 2676 | IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), rxdctl); |
e8e26350 PW |
2677 | if (hw->mac.type == ixgbe_mac_82599EB) |
2678 | ixgbe_rx_desc_queue_enable(adapter, i); | |
9a799d71 AK |
2679 | } |
2680 | /* enable all receives */ | |
2681 | rxdctl = IXGBE_READ_REG(hw, IXGBE_RXCTRL); | |
e8e26350 PW |
2682 | if (hw->mac.type == ixgbe_mac_82598EB) |
2683 | rxdctl |= (IXGBE_RXCTRL_DMBYPS | IXGBE_RXCTRL_RXEN); | |
2684 | else | |
2685 | rxdctl |= IXGBE_RXCTRL_RXEN; | |
2686 | hw->mac.ops.enable_rx_dma(hw, rxdctl); | |
9a799d71 AK |
2687 | |
2688 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) | |
2689 | ixgbe_configure_msix(adapter); | |
2690 | else | |
2691 | ixgbe_configure_msi_and_legacy(adapter); | |
2692 | ||
2693 | clear_bit(__IXGBE_DOWN, &adapter->state); | |
021230d4 AV |
2694 | ixgbe_napi_enable_all(adapter); |
2695 | ||
2696 | /* clear any pending interrupts, may auto mask */ | |
2697 | IXGBE_READ_REG(hw, IXGBE_EICR); | |
2698 | ||
9a799d71 AK |
2699 | ixgbe_irq_enable(adapter); |
2700 | ||
bf069c97 DS |
2701 | /* |
2702 | * If this adapter has a fan, check to see if we had a failure | |
2703 | * before we enabled the interrupt. | |
2704 | */ | |
2705 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) { | |
2706 | u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP); | |
2707 | if (esdp & IXGBE_ESDP_SDP1) | |
2708 | DPRINTK(DRV, CRIT, | |
2709 | "Fan has stopped, replace the adapter\n"); | |
2710 | } | |
2711 | ||
e8e26350 PW |
2712 | /* |
2713 | * For hot-pluggable SFP+ devices, a new SFP+ module may have | |
19343de2 DS |
2714 | * arrived before interrupts were enabled but after probe. Such |
2715 | * devices wouldn't have their type identified yet. We need to | |
2716 | * kick off the SFP+ module setup first, then try to bring up link. | |
e8e26350 PW |
2717 | * If we're not hot-pluggable SFP+, we just need to configure link |
2718 | * and bring it up. | |
2719 | */ | |
19343de2 DS |
2720 | if (hw->phy.type == ixgbe_phy_unknown) { |
2721 | err = hw->phy.ops.identify(hw); | |
2722 | if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) { | |
5da43c1a DS |
2723 | /* |
2724 | * Take the device down and schedule the sfp tasklet | |
2725 | * which will unregister_netdev and log it. | |
2726 | */ | |
19343de2 | 2727 | ixgbe_down(adapter); |
5da43c1a | 2728 | schedule_work(&adapter->sfp_config_module_task); |
19343de2 DS |
2729 | return err; |
2730 | } | |
e8e26350 PW |
2731 | } |
2732 | ||
2733 | if (ixgbe_is_sfp(hw)) { | |
2734 | ixgbe_sfp_link_config(adapter); | |
2735 | } else { | |
2736 | err = ixgbe_non_sfp_link_config(hw); | |
2737 | if (err) | |
2738 | DPRINTK(PROBE, ERR, "link_config FAILED %d\n", err); | |
2739 | } | |
0ecc061d | 2740 | |
c4cf55e5 PWJ |
2741 | for (i = 0; i < adapter->num_tx_queues; i++) |
2742 | set_bit(__IXGBE_FDIR_INIT_DONE, | |
2743 | &(adapter->tx_ring[i].reinit_state)); | |
2744 | ||
1da100bb PWJ |
2745 | /* enable transmits */ |
2746 | netif_tx_start_all_queues(netdev); | |
2747 | ||
9a799d71 AK |
2748 | /* bring the link up in the watchdog, this could race with our first |
2749 | * link up interrupt but shouldn't be a problem */ | |
cf8280ee JB |
2750 | adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE; |
2751 | adapter->link_check_timeout = jiffies; | |
9a799d71 AK |
2752 | mod_timer(&adapter->watchdog_timer, jiffies); |
2753 | return 0; | |
2754 | } | |
2755 | ||
d4f80882 AV |
2756 | void ixgbe_reinit_locked(struct ixgbe_adapter *adapter) |
2757 | { | |
2758 | WARN_ON(in_interrupt()); | |
2759 | while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state)) | |
2760 | msleep(1); | |
2761 | ixgbe_down(adapter); | |
2762 | ixgbe_up(adapter); | |
2763 | clear_bit(__IXGBE_RESETTING, &adapter->state); | |
2764 | } | |
2765 | ||
9a799d71 AK |
2766 | int ixgbe_up(struct ixgbe_adapter *adapter) |
2767 | { | |
2768 | /* hardware has been reset, we need to reload some things */ | |
2769 | ixgbe_configure(adapter); | |
2770 | ||
2771 | return ixgbe_up_complete(adapter); | |
2772 | } | |
2773 | ||
2774 | void ixgbe_reset(struct ixgbe_adapter *adapter) | |
2775 | { | |
c44ade9e | 2776 | struct ixgbe_hw *hw = &adapter->hw; |
8ca783ab DS |
2777 | int err; |
2778 | ||
2779 | err = hw->mac.ops.init_hw(hw); | |
da4dd0f7 PWJ |
2780 | switch (err) { |
2781 | case 0: | |
2782 | case IXGBE_ERR_SFP_NOT_PRESENT: | |
2783 | break; | |
2784 | case IXGBE_ERR_MASTER_REQUESTS_PENDING: | |
2785 | dev_err(&adapter->pdev->dev, "master disable timed out\n"); | |
2786 | break; | |
794caeb2 PWJ |
2787 | case IXGBE_ERR_EEPROM_VERSION: |
2788 | /* We are running on a pre-production device, log a warning */ | |
2789 | dev_warn(&adapter->pdev->dev, "This device is a pre-production " | |
2790 | "adapter/LOM. Please be aware there may be issues " | |
2791 | "associated with your hardware. If you are " | |
2792 | "experiencing problems please contact your Intel or " | |
2793 | "hardware representative who provided you with this " | |
2794 | "hardware.\n"); | |
2795 | break; | |
da4dd0f7 PWJ |
2796 | default: |
2797 | dev_err(&adapter->pdev->dev, "Hardware Error: %d\n", err); | |
2798 | } | |
9a799d71 AK |
2799 | |
2800 | /* reprogram the RAR[0] in case user changed it. */ | |
c44ade9e | 2801 | hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV); |
9a799d71 AK |
2802 | } |
2803 | ||
9a799d71 AK |
2804 | /** |
2805 | * ixgbe_clean_rx_ring - Free Rx Buffers per Queue | |
2806 | * @adapter: board private structure | |
2807 | * @rx_ring: ring to free buffers from | |
2808 | **/ | |
2809 | static void ixgbe_clean_rx_ring(struct ixgbe_adapter *adapter, | |
b4617240 | 2810 | struct ixgbe_ring *rx_ring) |
9a799d71 AK |
2811 | { |
2812 | struct pci_dev *pdev = adapter->pdev; | |
2813 | unsigned long size; | |
2814 | unsigned int i; | |
2815 | ||
2816 | /* Free all the Rx ring sk_buffs */ | |
2817 | ||
2818 | for (i = 0; i < rx_ring->count; i++) { | |
2819 | struct ixgbe_rx_buffer *rx_buffer_info; | |
2820 | ||
2821 | rx_buffer_info = &rx_ring->rx_buffer_info[i]; | |
2822 | if (rx_buffer_info->dma) { | |
2823 | pci_unmap_single(pdev, rx_buffer_info->dma, | |
b4617240 PW |
2824 | rx_ring->rx_buf_len, |
2825 | PCI_DMA_FROMDEVICE); | |
9a799d71 AK |
2826 | rx_buffer_info->dma = 0; |
2827 | } | |
2828 | if (rx_buffer_info->skb) { | |
f8212f97 | 2829 | struct sk_buff *skb = rx_buffer_info->skb; |
9a799d71 | 2830 | rx_buffer_info->skb = NULL; |
f8212f97 AD |
2831 | do { |
2832 | struct sk_buff *this = skb; | |
2833 | skb = skb->prev; | |
2834 | dev_kfree_skb(this); | |
2835 | } while (skb); | |
9a799d71 AK |
2836 | } |
2837 | if (!rx_buffer_info->page) | |
2838 | continue; | |
4f57ca6e JB |
2839 | if (rx_buffer_info->page_dma) { |
2840 | pci_unmap_page(pdev, rx_buffer_info->page_dma, | |
2841 | PAGE_SIZE / 2, PCI_DMA_FROMDEVICE); | |
2842 | rx_buffer_info->page_dma = 0; | |
2843 | } | |
9a799d71 AK |
2844 | put_page(rx_buffer_info->page); |
2845 | rx_buffer_info->page = NULL; | |
762f4c57 | 2846 | rx_buffer_info->page_offset = 0; |
9a799d71 AK |
2847 | } |
2848 | ||
2849 | size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count; | |
2850 | memset(rx_ring->rx_buffer_info, 0, size); | |
2851 | ||
2852 | /* Zero out the descriptor ring */ | |
2853 | memset(rx_ring->desc, 0, rx_ring->size); | |
2854 | ||
2855 | rx_ring->next_to_clean = 0; | |
2856 | rx_ring->next_to_use = 0; | |
2857 | ||
9891ca7c JB |
2858 | if (rx_ring->head) |
2859 | writel(0, adapter->hw.hw_addr + rx_ring->head); | |
2860 | if (rx_ring->tail) | |
2861 | writel(0, adapter->hw.hw_addr + rx_ring->tail); | |
9a799d71 AK |
2862 | } |
2863 | ||
2864 | /** | |
2865 | * ixgbe_clean_tx_ring - Free Tx Buffers | |
2866 | * @adapter: board private structure | |
2867 | * @tx_ring: ring to be cleaned | |
2868 | **/ | |
2869 | static void ixgbe_clean_tx_ring(struct ixgbe_adapter *adapter, | |
b4617240 | 2870 | struct ixgbe_ring *tx_ring) |
9a799d71 AK |
2871 | { |
2872 | struct ixgbe_tx_buffer *tx_buffer_info; | |
2873 | unsigned long size; | |
2874 | unsigned int i; | |
2875 | ||
2876 | /* Free all the Tx ring sk_buffs */ | |
2877 | ||
2878 | for (i = 0; i < tx_ring->count; i++) { | |
2879 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
2880 | ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info); | |
2881 | } | |
2882 | ||
2883 | size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count; | |
2884 | memset(tx_ring->tx_buffer_info, 0, size); | |
2885 | ||
2886 | /* Zero out the descriptor ring */ | |
2887 | memset(tx_ring->desc, 0, tx_ring->size); | |
2888 | ||
2889 | tx_ring->next_to_use = 0; | |
2890 | tx_ring->next_to_clean = 0; | |
2891 | ||
9891ca7c JB |
2892 | if (tx_ring->head) |
2893 | writel(0, adapter->hw.hw_addr + tx_ring->head); | |
2894 | if (tx_ring->tail) | |
2895 | writel(0, adapter->hw.hw_addr + tx_ring->tail); | |
9a799d71 AK |
2896 | } |
2897 | ||
2898 | /** | |
021230d4 | 2899 | * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues |
9a799d71 AK |
2900 | * @adapter: board private structure |
2901 | **/ | |
021230d4 | 2902 | static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter) |
9a799d71 AK |
2903 | { |
2904 | int i; | |
2905 | ||
021230d4 AV |
2906 | for (i = 0; i < adapter->num_rx_queues; i++) |
2907 | ixgbe_clean_rx_ring(adapter, &adapter->rx_ring[i]); | |
9a799d71 AK |
2908 | } |
2909 | ||
2910 | /** | |
021230d4 | 2911 | * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues |
9a799d71 AK |
2912 | * @adapter: board private structure |
2913 | **/ | |
021230d4 | 2914 | static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter) |
9a799d71 AK |
2915 | { |
2916 | int i; | |
2917 | ||
021230d4 AV |
2918 | for (i = 0; i < adapter->num_tx_queues; i++) |
2919 | ixgbe_clean_tx_ring(adapter, &adapter->tx_ring[i]); | |
9a799d71 AK |
2920 | } |
2921 | ||
2922 | void ixgbe_down(struct ixgbe_adapter *adapter) | |
2923 | { | |
2924 | struct net_device *netdev = adapter->netdev; | |
7f821875 | 2925 | struct ixgbe_hw *hw = &adapter->hw; |
9a799d71 | 2926 | u32 rxctrl; |
7f821875 JB |
2927 | u32 txdctl; |
2928 | int i, j; | |
9a799d71 AK |
2929 | |
2930 | /* signal that we are down to the interrupt handler */ | |
2931 | set_bit(__IXGBE_DOWN, &adapter->state); | |
2932 | ||
2933 | /* disable receives */ | |
7f821875 JB |
2934 | rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL); |
2935 | IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN); | |
9a799d71 AK |
2936 | |
2937 | netif_tx_disable(netdev); | |
2938 | ||
7f821875 | 2939 | IXGBE_WRITE_FLUSH(hw); |
9a799d71 AK |
2940 | msleep(10); |
2941 | ||
7f821875 JB |
2942 | netif_tx_stop_all_queues(netdev); |
2943 | ||
9a799d71 AK |
2944 | ixgbe_irq_disable(adapter); |
2945 | ||
021230d4 | 2946 | ixgbe_napi_disable_all(adapter); |
7f821875 | 2947 | |
9a799d71 | 2948 | del_timer_sync(&adapter->watchdog_timer); |
cf8280ee | 2949 | cancel_work_sync(&adapter->watchdog_task); |
9a799d71 | 2950 | |
c4cf55e5 PWJ |
2951 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE || |
2952 | adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) | |
2953 | cancel_work_sync(&adapter->fdir_reinit_task); | |
2954 | ||
7f821875 JB |
2955 | /* disable transmits in the hardware now that interrupts are off */ |
2956 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
2957 | j = adapter->tx_ring[i].reg_idx; | |
2958 | txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j)); | |
2959 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), | |
2960 | (txdctl & ~IXGBE_TXDCTL_ENABLE)); | |
2961 | } | |
88512539 PW |
2962 | /* Disable the Tx DMA engine on 82599 */ |
2963 | if (hw->mac.type == ixgbe_mac_82599EB) | |
2964 | IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, | |
2965 | (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) & | |
2966 | ~IXGBE_DMATXCTL_TE)); | |
7f821875 | 2967 | |
9a799d71 | 2968 | netif_carrier_off(netdev); |
9a799d71 | 2969 | |
6f4a0e45 PL |
2970 | if (!pci_channel_offline(adapter->pdev)) |
2971 | ixgbe_reset(adapter); | |
9a799d71 AK |
2972 | ixgbe_clean_all_tx_rings(adapter); |
2973 | ixgbe_clean_all_rx_rings(adapter); | |
2974 | ||
5dd2d332 | 2975 | #ifdef CONFIG_IXGBE_DCA |
96b0e0f6 | 2976 | /* since we reset the hardware DCA settings were cleared */ |
e35ec126 | 2977 | ixgbe_setup_dca(adapter); |
96b0e0f6 | 2978 | #endif |
9a799d71 AK |
2979 | } |
2980 | ||
9a799d71 | 2981 | /** |
021230d4 AV |
2982 | * ixgbe_poll - NAPI Rx polling callback |
2983 | * @napi: structure for representing this polling device | |
2984 | * @budget: how many packets driver is allowed to clean | |
2985 | * | |
2986 | * This function is used for legacy and MSI, NAPI mode | |
9a799d71 | 2987 | **/ |
021230d4 | 2988 | static int ixgbe_poll(struct napi_struct *napi, int budget) |
9a799d71 | 2989 | { |
9a1a69ad JB |
2990 | struct ixgbe_q_vector *q_vector = |
2991 | container_of(napi, struct ixgbe_q_vector, napi); | |
021230d4 | 2992 | struct ixgbe_adapter *adapter = q_vector->adapter; |
9a1a69ad | 2993 | int tx_clean_complete, work_done = 0; |
9a799d71 | 2994 | |
5dd2d332 | 2995 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
2996 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) { |
2997 | ixgbe_update_tx_dca(adapter, adapter->tx_ring); | |
2998 | ixgbe_update_rx_dca(adapter, adapter->rx_ring); | |
2999 | } | |
3000 | #endif | |
3001 | ||
fe49f04a | 3002 | tx_clean_complete = ixgbe_clean_tx_irq(q_vector, adapter->tx_ring); |
78b6f4ce | 3003 | ixgbe_clean_rx_irq(q_vector, adapter->rx_ring, &work_done, budget); |
9a799d71 | 3004 | |
9a1a69ad | 3005 | if (!tx_clean_complete) |
d2c7ddd6 DM |
3006 | work_done = budget; |
3007 | ||
53e52c72 DM |
3008 | /* If budget not fully consumed, exit the polling mode */ |
3009 | if (work_done < budget) { | |
288379f0 | 3010 | napi_complete(napi); |
509ee935 | 3011 | if (adapter->itr_setting & 1) |
f494e8fa | 3012 | ixgbe_set_itr(adapter); |
d4f80882 | 3013 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) |
835462fc | 3014 | ixgbe_irq_enable_queues(adapter, IXGBE_EIMS_RTX_QUEUE); |
9a799d71 | 3015 | } |
9a799d71 AK |
3016 | return work_done; |
3017 | } | |
3018 | ||
3019 | /** | |
3020 | * ixgbe_tx_timeout - Respond to a Tx Hang | |
3021 | * @netdev: network interface device structure | |
3022 | **/ | |
3023 | static void ixgbe_tx_timeout(struct net_device *netdev) | |
3024 | { | |
3025 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
3026 | ||
3027 | /* Do the reset outside of interrupt context */ | |
3028 | schedule_work(&adapter->reset_task); | |
3029 | } | |
3030 | ||
3031 | static void ixgbe_reset_task(struct work_struct *work) | |
3032 | { | |
3033 | struct ixgbe_adapter *adapter; | |
3034 | adapter = container_of(work, struct ixgbe_adapter, reset_task); | |
3035 | ||
2f90b865 AD |
3036 | /* If we're already down or resetting, just bail */ |
3037 | if (test_bit(__IXGBE_DOWN, &adapter->state) || | |
3038 | test_bit(__IXGBE_RESETTING, &adapter->state)) | |
3039 | return; | |
3040 | ||
9a799d71 AK |
3041 | adapter->tx_timeout_count++; |
3042 | ||
d4f80882 | 3043 | ixgbe_reinit_locked(adapter); |
9a799d71 AK |
3044 | } |
3045 | ||
bc97114d PWJ |
3046 | #ifdef CONFIG_IXGBE_DCB |
3047 | static inline bool ixgbe_set_dcb_queues(struct ixgbe_adapter *adapter) | |
b9804972 | 3048 | { |
bc97114d | 3049 | bool ret = false; |
0cefafad | 3050 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_DCB]; |
b9804972 | 3051 | |
0cefafad JB |
3052 | if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) |
3053 | return ret; | |
3054 | ||
3055 | f->mask = 0x7 << 3; | |
3056 | adapter->num_rx_queues = f->indices; | |
3057 | adapter->num_tx_queues = f->indices; | |
3058 | ret = true; | |
2f90b865 | 3059 | |
bc97114d PWJ |
3060 | return ret; |
3061 | } | |
3062 | #endif | |
3063 | ||
4df10466 JB |
3064 | /** |
3065 | * ixgbe_set_rss_queues: Allocate queues for RSS | |
3066 | * @adapter: board private structure to initialize | |
3067 | * | |
3068 | * This is our "base" multiqueue mode. RSS (Receive Side Scaling) will try | |
3069 | * to allocate one Rx queue per CPU, and if available, one Tx queue per CPU. | |
3070 | * | |
3071 | **/ | |
bc97114d PWJ |
3072 | static inline bool ixgbe_set_rss_queues(struct ixgbe_adapter *adapter) |
3073 | { | |
3074 | bool ret = false; | |
0cefafad | 3075 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_RSS]; |
bc97114d PWJ |
3076 | |
3077 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { | |
0cefafad JB |
3078 | f->mask = 0xF; |
3079 | adapter->num_rx_queues = f->indices; | |
3080 | adapter->num_tx_queues = f->indices; | |
bc97114d PWJ |
3081 | ret = true; |
3082 | } else { | |
bc97114d | 3083 | ret = false; |
b9804972 JB |
3084 | } |
3085 | ||
bc97114d PWJ |
3086 | return ret; |
3087 | } | |
3088 | ||
c4cf55e5 PWJ |
3089 | /** |
3090 | * ixgbe_set_fdir_queues: Allocate queues for Flow Director | |
3091 | * @adapter: board private structure to initialize | |
3092 | * | |
3093 | * Flow Director is an advanced Rx filter, attempting to get Rx flows back | |
3094 | * to the original CPU that initiated the Tx session. This runs in addition | |
3095 | * to RSS, so if a packet doesn't match an FDIR filter, we can still spread the | |
3096 | * Rx load across CPUs using RSS. | |
3097 | * | |
3098 | **/ | |
3099 | static bool inline ixgbe_set_fdir_queues(struct ixgbe_adapter *adapter) | |
3100 | { | |
3101 | bool ret = false; | |
3102 | struct ixgbe_ring_feature *f_fdir = &adapter->ring_feature[RING_F_FDIR]; | |
3103 | ||
3104 | f_fdir->indices = min((int)num_online_cpus(), f_fdir->indices); | |
3105 | f_fdir->mask = 0; | |
3106 | ||
3107 | /* Flow Director must have RSS enabled */ | |
3108 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED && | |
3109 | ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE || | |
3110 | (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)))) { | |
3111 | adapter->num_tx_queues = f_fdir->indices; | |
3112 | adapter->num_rx_queues = f_fdir->indices; | |
3113 | ret = true; | |
3114 | } else { | |
3115 | adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
3116 | adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE; | |
3117 | } | |
3118 | return ret; | |
3119 | } | |
3120 | ||
0331a832 YZ |
3121 | #ifdef IXGBE_FCOE |
3122 | /** | |
3123 | * ixgbe_set_fcoe_queues: Allocate queues for Fiber Channel over Ethernet (FCoE) | |
3124 | * @adapter: board private structure to initialize | |
3125 | * | |
3126 | * FCoE RX FCRETA can use up to 8 rx queues for up to 8 different exchanges. | |
3127 | * The ring feature mask is not used as a mask for FCoE, as it can take any 8 | |
3128 | * rx queues out of the max number of rx queues, instead, it is used as the | |
3129 | * index of the first rx queue used by FCoE. | |
3130 | * | |
3131 | **/ | |
3132 | static inline bool ixgbe_set_fcoe_queues(struct ixgbe_adapter *adapter) | |
3133 | { | |
3134 | bool ret = false; | |
3135 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE]; | |
3136 | ||
3137 | f->indices = min((int)num_online_cpus(), f->indices); | |
3138 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) { | |
3139 | #ifdef CONFIG_IXGBE_DCB | |
3140 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { | |
3141 | DPRINTK(PROBE, INFO, "FCOE enabled with DCB \n"); | |
3142 | ixgbe_set_dcb_queues(adapter); | |
3143 | } | |
3144 | #endif | |
3145 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { | |
3146 | DPRINTK(PROBE, INFO, "FCOE enabled with RSS \n"); | |
8faa2a78 YZ |
3147 | if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) || |
3148 | (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)) | |
3149 | ixgbe_set_fdir_queues(adapter); | |
3150 | else | |
3151 | ixgbe_set_rss_queues(adapter); | |
0331a832 YZ |
3152 | } |
3153 | /* adding FCoE rx rings to the end */ | |
3154 | f->mask = adapter->num_rx_queues; | |
3155 | adapter->num_rx_queues += f->indices; | |
3156 | if (adapter->num_tx_queues == 0) | |
3157 | adapter->num_tx_queues = f->indices; | |
3158 | ||
3159 | ret = true; | |
3160 | } | |
3161 | ||
3162 | return ret; | |
3163 | } | |
3164 | ||
3165 | #endif /* IXGBE_FCOE */ | |
4df10466 JB |
3166 | /* |
3167 | * ixgbe_set_num_queues: Allocate queues for device, feature dependant | |
3168 | * @adapter: board private structure to initialize | |
3169 | * | |
3170 | * This is the top level queue allocation routine. The order here is very | |
3171 | * important, starting with the "most" number of features turned on at once, | |
3172 | * and ending with the smallest set of features. This way large combinations | |
3173 | * can be allocated if they're turned on, and smaller combinations are the | |
3174 | * fallthrough conditions. | |
3175 | * | |
3176 | **/ | |
bc97114d PWJ |
3177 | static void ixgbe_set_num_queues(struct ixgbe_adapter *adapter) |
3178 | { | |
0331a832 YZ |
3179 | #ifdef IXGBE_FCOE |
3180 | if (ixgbe_set_fcoe_queues(adapter)) | |
3181 | goto done; | |
3182 | ||
3183 | #endif /* IXGBE_FCOE */ | |
bc97114d PWJ |
3184 | #ifdef CONFIG_IXGBE_DCB |
3185 | if (ixgbe_set_dcb_queues(adapter)) | |
af22ab1b | 3186 | goto done; |
bc97114d PWJ |
3187 | |
3188 | #endif | |
c4cf55e5 PWJ |
3189 | if (ixgbe_set_fdir_queues(adapter)) |
3190 | goto done; | |
3191 | ||
bc97114d | 3192 | if (ixgbe_set_rss_queues(adapter)) |
af22ab1b WF |
3193 | goto done; |
3194 | ||
3195 | /* fallback to base case */ | |
3196 | adapter->num_rx_queues = 1; | |
3197 | adapter->num_tx_queues = 1; | |
3198 | ||
3199 | done: | |
3200 | /* Notify the stack of the (possibly) reduced Tx Queue count. */ | |
3201 | adapter->netdev->real_num_tx_queues = adapter->num_tx_queues; | |
b9804972 JB |
3202 | } |
3203 | ||
021230d4 | 3204 | static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter, |
b4617240 | 3205 | int vectors) |
021230d4 AV |
3206 | { |
3207 | int err, vector_threshold; | |
3208 | ||
3209 | /* We'll want at least 3 (vector_threshold): | |
3210 | * 1) TxQ[0] Cleanup | |
3211 | * 2) RxQ[0] Cleanup | |
3212 | * 3) Other (Link Status Change, etc.) | |
3213 | * 4) TCP Timer (optional) | |
3214 | */ | |
3215 | vector_threshold = MIN_MSIX_COUNT; | |
3216 | ||
3217 | /* The more we get, the more we will assign to Tx/Rx Cleanup | |
3218 | * for the separate queues...where Rx Cleanup >= Tx Cleanup. | |
3219 | * Right now, we simply care about how many we'll get; we'll | |
3220 | * set them up later while requesting irq's. | |
3221 | */ | |
3222 | while (vectors >= vector_threshold) { | |
3223 | err = pci_enable_msix(adapter->pdev, adapter->msix_entries, | |
b4617240 | 3224 | vectors); |
021230d4 AV |
3225 | if (!err) /* Success in acquiring all requested vectors. */ |
3226 | break; | |
3227 | else if (err < 0) | |
3228 | vectors = 0; /* Nasty failure, quit now */ | |
3229 | else /* err == number of vectors we should try again with */ | |
3230 | vectors = err; | |
3231 | } | |
3232 | ||
3233 | if (vectors < vector_threshold) { | |
3234 | /* Can't allocate enough MSI-X interrupts? Oh well. | |
3235 | * This just means we'll go with either a single MSI | |
3236 | * vector or fall back to legacy interrupts. | |
3237 | */ | |
3238 | DPRINTK(HW, DEBUG, "Unable to allocate MSI-X interrupts\n"); | |
3239 | adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED; | |
3240 | kfree(adapter->msix_entries); | |
3241 | adapter->msix_entries = NULL; | |
021230d4 AV |
3242 | } else { |
3243 | adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */ | |
eb7f139c PWJ |
3244 | /* |
3245 | * Adjust for only the vectors we'll use, which is minimum | |
3246 | * of max_msix_q_vectors + NON_Q_VECTORS, or the number of | |
3247 | * vectors we were allocated. | |
3248 | */ | |
3249 | adapter->num_msix_vectors = min(vectors, | |
3250 | adapter->max_msix_q_vectors + NON_Q_VECTORS); | |
021230d4 AV |
3251 | } |
3252 | } | |
3253 | ||
021230d4 | 3254 | /** |
bc97114d | 3255 | * ixgbe_cache_ring_rss - Descriptor ring to register mapping for RSS |
021230d4 AV |
3256 | * @adapter: board private structure to initialize |
3257 | * | |
bc97114d PWJ |
3258 | * Cache the descriptor ring offsets for RSS to the assigned rings. |
3259 | * | |
021230d4 | 3260 | **/ |
bc97114d | 3261 | static inline bool ixgbe_cache_ring_rss(struct ixgbe_adapter *adapter) |
021230d4 | 3262 | { |
bc97114d PWJ |
3263 | int i; |
3264 | bool ret = false; | |
3265 | ||
3266 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { | |
3267 | for (i = 0; i < adapter->num_rx_queues; i++) | |
3268 | adapter->rx_ring[i].reg_idx = i; | |
3269 | for (i = 0; i < adapter->num_tx_queues; i++) | |
3270 | adapter->tx_ring[i].reg_idx = i; | |
3271 | ret = true; | |
3272 | } else { | |
3273 | ret = false; | |
3274 | } | |
3275 | ||
3276 | return ret; | |
3277 | } | |
3278 | ||
3279 | #ifdef CONFIG_IXGBE_DCB | |
3280 | /** | |
3281 | * ixgbe_cache_ring_dcb - Descriptor ring to register mapping for DCB | |
3282 | * @adapter: board private structure to initialize | |
3283 | * | |
3284 | * Cache the descriptor ring offsets for DCB to the assigned rings. | |
3285 | * | |
3286 | **/ | |
3287 | static inline bool ixgbe_cache_ring_dcb(struct ixgbe_adapter *adapter) | |
3288 | { | |
3289 | int i; | |
3290 | bool ret = false; | |
3291 | int dcb_i = adapter->ring_feature[RING_F_DCB].indices; | |
3292 | ||
3293 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { | |
3294 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) { | |
2f90b865 AD |
3295 | /* the number of queues is assumed to be symmetric */ |
3296 | for (i = 0; i < dcb_i; i++) { | |
3297 | adapter->rx_ring[i].reg_idx = i << 3; | |
3298 | adapter->tx_ring[i].reg_idx = i << 2; | |
3299 | } | |
bc97114d | 3300 | ret = true; |
e8e26350 | 3301 | } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) { |
f92ef202 PW |
3302 | if (dcb_i == 8) { |
3303 | /* | |
3304 | * Tx TC0 starts at: descriptor queue 0 | |
3305 | * Tx TC1 starts at: descriptor queue 32 | |
3306 | * Tx TC2 starts at: descriptor queue 64 | |
3307 | * Tx TC3 starts at: descriptor queue 80 | |
3308 | * Tx TC4 starts at: descriptor queue 96 | |
3309 | * Tx TC5 starts at: descriptor queue 104 | |
3310 | * Tx TC6 starts at: descriptor queue 112 | |
3311 | * Tx TC7 starts at: descriptor queue 120 | |
3312 | * | |
3313 | * Rx TC0-TC7 are offset by 16 queues each | |
3314 | */ | |
3315 | for (i = 0; i < 3; i++) { | |
3316 | adapter->tx_ring[i].reg_idx = i << 5; | |
3317 | adapter->rx_ring[i].reg_idx = i << 4; | |
3318 | } | |
3319 | for ( ; i < 5; i++) { | |
3320 | adapter->tx_ring[i].reg_idx = | |
3321 | ((i + 2) << 4); | |
3322 | adapter->rx_ring[i].reg_idx = i << 4; | |
3323 | } | |
3324 | for ( ; i < dcb_i; i++) { | |
3325 | adapter->tx_ring[i].reg_idx = | |
3326 | ((i + 8) << 3); | |
3327 | adapter->rx_ring[i].reg_idx = i << 4; | |
3328 | } | |
3329 | ||
3330 | ret = true; | |
3331 | } else if (dcb_i == 4) { | |
3332 | /* | |
3333 | * Tx TC0 starts at: descriptor queue 0 | |
3334 | * Tx TC1 starts at: descriptor queue 64 | |
3335 | * Tx TC2 starts at: descriptor queue 96 | |
3336 | * Tx TC3 starts at: descriptor queue 112 | |
3337 | * | |
3338 | * Rx TC0-TC3 are offset by 32 queues each | |
3339 | */ | |
3340 | adapter->tx_ring[0].reg_idx = 0; | |
3341 | adapter->tx_ring[1].reg_idx = 64; | |
3342 | adapter->tx_ring[2].reg_idx = 96; | |
3343 | adapter->tx_ring[3].reg_idx = 112; | |
3344 | for (i = 0 ; i < dcb_i; i++) | |
3345 | adapter->rx_ring[i].reg_idx = i << 5; | |
3346 | ||
3347 | ret = true; | |
3348 | } else { | |
3349 | ret = false; | |
e8e26350 | 3350 | } |
bc97114d PWJ |
3351 | } else { |
3352 | ret = false; | |
021230d4 | 3353 | } |
bc97114d PWJ |
3354 | } else { |
3355 | ret = false; | |
021230d4 | 3356 | } |
bc97114d PWJ |
3357 | |
3358 | return ret; | |
3359 | } | |
3360 | #endif | |
3361 | ||
c4cf55e5 PWJ |
3362 | /** |
3363 | * ixgbe_cache_ring_fdir - Descriptor ring to register mapping for Flow Director | |
3364 | * @adapter: board private structure to initialize | |
3365 | * | |
3366 | * Cache the descriptor ring offsets for Flow Director to the assigned rings. | |
3367 | * | |
3368 | **/ | |
3369 | static bool inline ixgbe_cache_ring_fdir(struct ixgbe_adapter *adapter) | |
3370 | { | |
3371 | int i; | |
3372 | bool ret = false; | |
3373 | ||
3374 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED && | |
3375 | ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) || | |
3376 | (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))) { | |
3377 | for (i = 0; i < adapter->num_rx_queues; i++) | |
3378 | adapter->rx_ring[i].reg_idx = i; | |
3379 | for (i = 0; i < adapter->num_tx_queues; i++) | |
3380 | adapter->tx_ring[i].reg_idx = i; | |
3381 | ret = true; | |
3382 | } | |
3383 | ||
3384 | return ret; | |
3385 | } | |
3386 | ||
0331a832 YZ |
3387 | #ifdef IXGBE_FCOE |
3388 | /** | |
3389 | * ixgbe_cache_ring_fcoe - Descriptor ring to register mapping for the FCoE | |
3390 | * @adapter: board private structure to initialize | |
3391 | * | |
3392 | * Cache the descriptor ring offsets for FCoE mode to the assigned rings. | |
3393 | * | |
3394 | */ | |
3395 | static inline bool ixgbe_cache_ring_fcoe(struct ixgbe_adapter *adapter) | |
3396 | { | |
3397 | int i, fcoe_i = 0; | |
3398 | bool ret = false; | |
3399 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE]; | |
3400 | ||
3401 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) { | |
3402 | #ifdef CONFIG_IXGBE_DCB | |
3403 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { | |
3404 | ixgbe_cache_ring_dcb(adapter); | |
3405 | fcoe_i = adapter->rx_ring[0].reg_idx + 1; | |
3406 | } | |
3407 | #endif /* CONFIG_IXGBE_DCB */ | |
3408 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { | |
8faa2a78 YZ |
3409 | if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) || |
3410 | (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)) | |
3411 | ixgbe_cache_ring_fdir(adapter); | |
3412 | else | |
3413 | ixgbe_cache_ring_rss(adapter); | |
3414 | ||
0331a832 YZ |
3415 | fcoe_i = f->mask; |
3416 | } | |
3417 | for (i = 0; i < f->indices; i++, fcoe_i++) | |
3418 | adapter->rx_ring[f->mask + i].reg_idx = fcoe_i; | |
3419 | ret = true; | |
3420 | } | |
3421 | return ret; | |
3422 | } | |
3423 | ||
3424 | #endif /* IXGBE_FCOE */ | |
bc97114d PWJ |
3425 | /** |
3426 | * ixgbe_cache_ring_register - Descriptor ring to register mapping | |
3427 | * @adapter: board private structure to initialize | |
3428 | * | |
3429 | * Once we know the feature-set enabled for the device, we'll cache | |
3430 | * the register offset the descriptor ring is assigned to. | |
3431 | * | |
3432 | * Note, the order the various feature calls is important. It must start with | |
3433 | * the "most" features enabled at the same time, then trickle down to the | |
3434 | * least amount of features turned on at once. | |
3435 | **/ | |
3436 | static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter) | |
3437 | { | |
3438 | /* start with default case */ | |
3439 | adapter->rx_ring[0].reg_idx = 0; | |
3440 | adapter->tx_ring[0].reg_idx = 0; | |
3441 | ||
0331a832 YZ |
3442 | #ifdef IXGBE_FCOE |
3443 | if (ixgbe_cache_ring_fcoe(adapter)) | |
3444 | return; | |
3445 | ||
3446 | #endif /* IXGBE_FCOE */ | |
bc97114d PWJ |
3447 | #ifdef CONFIG_IXGBE_DCB |
3448 | if (ixgbe_cache_ring_dcb(adapter)) | |
3449 | return; | |
3450 | ||
3451 | #endif | |
c4cf55e5 PWJ |
3452 | if (ixgbe_cache_ring_fdir(adapter)) |
3453 | return; | |
3454 | ||
bc97114d PWJ |
3455 | if (ixgbe_cache_ring_rss(adapter)) |
3456 | return; | |
021230d4 AV |
3457 | } |
3458 | ||
9a799d71 AK |
3459 | /** |
3460 | * ixgbe_alloc_queues - Allocate memory for all rings | |
3461 | * @adapter: board private structure to initialize | |
3462 | * | |
3463 | * We allocate one ring per queue at run-time since we don't know the | |
4df10466 JB |
3464 | * number of queues at compile-time. The polling_netdev array is |
3465 | * intended for Multiqueue, but should work fine with a single queue. | |
9a799d71 | 3466 | **/ |
2f90b865 | 3467 | static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter) |
9a799d71 AK |
3468 | { |
3469 | int i; | |
3470 | ||
3471 | adapter->tx_ring = kcalloc(adapter->num_tx_queues, | |
b4617240 | 3472 | sizeof(struct ixgbe_ring), GFP_KERNEL); |
9a799d71 | 3473 | if (!adapter->tx_ring) |
021230d4 | 3474 | goto err_tx_ring_allocation; |
9a799d71 AK |
3475 | |
3476 | adapter->rx_ring = kcalloc(adapter->num_rx_queues, | |
b4617240 | 3477 | sizeof(struct ixgbe_ring), GFP_KERNEL); |
021230d4 AV |
3478 | if (!adapter->rx_ring) |
3479 | goto err_rx_ring_allocation; | |
9a799d71 | 3480 | |
021230d4 | 3481 | for (i = 0; i < adapter->num_tx_queues; i++) { |
b9804972 | 3482 | adapter->tx_ring[i].count = adapter->tx_ring_count; |
021230d4 AV |
3483 | adapter->tx_ring[i].queue_index = i; |
3484 | } | |
b9804972 | 3485 | |
9a799d71 | 3486 | for (i = 0; i < adapter->num_rx_queues; i++) { |
b9804972 | 3487 | adapter->rx_ring[i].count = adapter->rx_ring_count; |
021230d4 AV |
3488 | adapter->rx_ring[i].queue_index = i; |
3489 | } | |
3490 | ||
3491 | ixgbe_cache_ring_register(adapter); | |
3492 | ||
3493 | return 0; | |
3494 | ||
3495 | err_rx_ring_allocation: | |
3496 | kfree(adapter->tx_ring); | |
3497 | err_tx_ring_allocation: | |
3498 | return -ENOMEM; | |
3499 | } | |
3500 | ||
3501 | /** | |
3502 | * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported | |
3503 | * @adapter: board private structure to initialize | |
3504 | * | |
3505 | * Attempt to configure the interrupts using the best available | |
3506 | * capabilities of the hardware and the kernel. | |
3507 | **/ | |
feea6a57 | 3508 | static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter) |
021230d4 | 3509 | { |
8be0e467 | 3510 | struct ixgbe_hw *hw = &adapter->hw; |
021230d4 AV |
3511 | int err = 0; |
3512 | int vector, v_budget; | |
3513 | ||
3514 | /* | |
3515 | * It's easy to be greedy for MSI-X vectors, but it really | |
3516 | * doesn't do us much good if we have a lot more vectors | |
3517 | * than CPU's. So let's be conservative and only ask for | |
3518 | * (roughly) twice the number of vectors as there are CPU's. | |
3519 | */ | |
3520 | v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues, | |
b4617240 | 3521 | (int)(num_online_cpus() * 2)) + NON_Q_VECTORS; |
021230d4 AV |
3522 | |
3523 | /* | |
3524 | * At the same time, hardware can only support a maximum of | |
8be0e467 PW |
3525 | * hw.mac->max_msix_vectors vectors. With features |
3526 | * such as RSS and VMDq, we can easily surpass the number of Rx and Tx | |
3527 | * descriptor queues supported by our device. Thus, we cap it off in | |
3528 | * those rare cases where the cpu count also exceeds our vector limit. | |
021230d4 | 3529 | */ |
8be0e467 | 3530 | v_budget = min(v_budget, (int)hw->mac.max_msix_vectors); |
021230d4 AV |
3531 | |
3532 | /* A failure in MSI-X entry allocation isn't fatal, but it does | |
3533 | * mean we disable MSI-X capabilities of the adapter. */ | |
3534 | adapter->msix_entries = kcalloc(v_budget, | |
b4617240 | 3535 | sizeof(struct msix_entry), GFP_KERNEL); |
7a921c93 AD |
3536 | if (adapter->msix_entries) { |
3537 | for (vector = 0; vector < v_budget; vector++) | |
3538 | adapter->msix_entries[vector].entry = vector; | |
021230d4 | 3539 | |
7a921c93 | 3540 | ixgbe_acquire_msix_vectors(adapter, v_budget); |
021230d4 | 3541 | |
7a921c93 AD |
3542 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
3543 | goto out; | |
3544 | } | |
021230d4 | 3545 | |
7a921c93 AD |
3546 | adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED; |
3547 | adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED; | |
c4cf55e5 PWJ |
3548 | adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE; |
3549 | adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE; | |
3550 | adapter->atr_sample_rate = 0; | |
7a921c93 | 3551 | ixgbe_set_num_queues(adapter); |
021230d4 | 3552 | |
021230d4 AV |
3553 | err = pci_enable_msi(adapter->pdev); |
3554 | if (!err) { | |
3555 | adapter->flags |= IXGBE_FLAG_MSI_ENABLED; | |
3556 | } else { | |
3557 | DPRINTK(HW, DEBUG, "Unable to allocate MSI interrupt, " | |
b4617240 | 3558 | "falling back to legacy. Error: %d\n", err); |
021230d4 AV |
3559 | /* reset err */ |
3560 | err = 0; | |
3561 | } | |
3562 | ||
3563 | out: | |
021230d4 AV |
3564 | return err; |
3565 | } | |
3566 | ||
7a921c93 AD |
3567 | /** |
3568 | * ixgbe_alloc_q_vectors - Allocate memory for interrupt vectors | |
3569 | * @adapter: board private structure to initialize | |
3570 | * | |
3571 | * We allocate one q_vector per queue interrupt. If allocation fails we | |
3572 | * return -ENOMEM. | |
3573 | **/ | |
3574 | static int ixgbe_alloc_q_vectors(struct ixgbe_adapter *adapter) | |
3575 | { | |
3576 | int q_idx, num_q_vectors; | |
3577 | struct ixgbe_q_vector *q_vector; | |
3578 | int napi_vectors; | |
3579 | int (*poll)(struct napi_struct *, int); | |
3580 | ||
3581 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { | |
3582 | num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
3583 | napi_vectors = adapter->num_rx_queues; | |
91281fd3 | 3584 | poll = &ixgbe_clean_rxtx_many; |
7a921c93 AD |
3585 | } else { |
3586 | num_q_vectors = 1; | |
3587 | napi_vectors = 1; | |
3588 | poll = &ixgbe_poll; | |
3589 | } | |
3590 | ||
3591 | for (q_idx = 0; q_idx < num_q_vectors; q_idx++) { | |
3592 | q_vector = kzalloc(sizeof(struct ixgbe_q_vector), GFP_KERNEL); | |
3593 | if (!q_vector) | |
3594 | goto err_out; | |
3595 | q_vector->adapter = adapter; | |
7a921c93 | 3596 | q_vector->eitr = adapter->eitr_param; |
fe49f04a | 3597 | q_vector->v_idx = q_idx; |
91281fd3 | 3598 | netif_napi_add(adapter->netdev, &q_vector->napi, (*poll), 64); |
7a921c93 AD |
3599 | adapter->q_vector[q_idx] = q_vector; |
3600 | } | |
3601 | ||
3602 | return 0; | |
3603 | ||
3604 | err_out: | |
3605 | while (q_idx) { | |
3606 | q_idx--; | |
3607 | q_vector = adapter->q_vector[q_idx]; | |
3608 | netif_napi_del(&q_vector->napi); | |
3609 | kfree(q_vector); | |
3610 | adapter->q_vector[q_idx] = NULL; | |
3611 | } | |
3612 | return -ENOMEM; | |
3613 | } | |
3614 | ||
3615 | /** | |
3616 | * ixgbe_free_q_vectors - Free memory allocated for interrupt vectors | |
3617 | * @adapter: board private structure to initialize | |
3618 | * | |
3619 | * This function frees the memory allocated to the q_vectors. In addition if | |
3620 | * NAPI is enabled it will delete any references to the NAPI struct prior | |
3621 | * to freeing the q_vector. | |
3622 | **/ | |
3623 | static void ixgbe_free_q_vectors(struct ixgbe_adapter *adapter) | |
3624 | { | |
3625 | int q_idx, num_q_vectors; | |
7a921c93 | 3626 | |
91281fd3 | 3627 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
7a921c93 | 3628 | num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
91281fd3 | 3629 | else |
7a921c93 | 3630 | num_q_vectors = 1; |
7a921c93 AD |
3631 | |
3632 | for (q_idx = 0; q_idx < num_q_vectors; q_idx++) { | |
3633 | struct ixgbe_q_vector *q_vector = adapter->q_vector[q_idx]; | |
7a921c93 | 3634 | adapter->q_vector[q_idx] = NULL; |
91281fd3 | 3635 | netif_napi_del(&q_vector->napi); |
7a921c93 AD |
3636 | kfree(q_vector); |
3637 | } | |
3638 | } | |
3639 | ||
2f90b865 | 3640 | void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter) |
021230d4 AV |
3641 | { |
3642 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { | |
3643 | adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED; | |
3644 | pci_disable_msix(adapter->pdev); | |
3645 | kfree(adapter->msix_entries); | |
3646 | adapter->msix_entries = NULL; | |
3647 | } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) { | |
3648 | adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED; | |
3649 | pci_disable_msi(adapter->pdev); | |
3650 | } | |
3651 | return; | |
3652 | } | |
3653 | ||
3654 | /** | |
3655 | * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme | |
3656 | * @adapter: board private structure to initialize | |
3657 | * | |
3658 | * We determine which interrupt scheme to use based on... | |
3659 | * - Kernel support (MSI, MSI-X) | |
3660 | * - which can be user-defined (via MODULE_PARAM) | |
3661 | * - Hardware queue count (num_*_queues) | |
3662 | * - defined by miscellaneous hardware support/features (RSS, etc.) | |
3663 | **/ | |
2f90b865 | 3664 | int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter) |
021230d4 AV |
3665 | { |
3666 | int err; | |
3667 | ||
3668 | /* Number of supported queues */ | |
3669 | ixgbe_set_num_queues(adapter); | |
3670 | ||
021230d4 AV |
3671 | err = ixgbe_set_interrupt_capability(adapter); |
3672 | if (err) { | |
3673 | DPRINTK(PROBE, ERR, "Unable to setup interrupt capabilities\n"); | |
3674 | goto err_set_interrupt; | |
9a799d71 AK |
3675 | } |
3676 | ||
7a921c93 AD |
3677 | err = ixgbe_alloc_q_vectors(adapter); |
3678 | if (err) { | |
3679 | DPRINTK(PROBE, ERR, "Unable to allocate memory for queue " | |
3680 | "vectors\n"); | |
3681 | goto err_alloc_q_vectors; | |
3682 | } | |
3683 | ||
3684 | err = ixgbe_alloc_queues(adapter); | |
3685 | if (err) { | |
3686 | DPRINTK(PROBE, ERR, "Unable to allocate memory for queues\n"); | |
3687 | goto err_alloc_queues; | |
3688 | } | |
3689 | ||
021230d4 | 3690 | DPRINTK(DRV, INFO, "Multiqueue %s: Rx Queue count = %u, " |
b4617240 PW |
3691 | "Tx Queue count = %u\n", |
3692 | (adapter->num_rx_queues > 1) ? "Enabled" : | |
3693 | "Disabled", adapter->num_rx_queues, adapter->num_tx_queues); | |
021230d4 AV |
3694 | |
3695 | set_bit(__IXGBE_DOWN, &adapter->state); | |
3696 | ||
9a799d71 | 3697 | return 0; |
021230d4 | 3698 | |
7a921c93 AD |
3699 | err_alloc_queues: |
3700 | ixgbe_free_q_vectors(adapter); | |
3701 | err_alloc_q_vectors: | |
3702 | ixgbe_reset_interrupt_capability(adapter); | |
021230d4 | 3703 | err_set_interrupt: |
7a921c93 AD |
3704 | return err; |
3705 | } | |
3706 | ||
3707 | /** | |
3708 | * ixgbe_clear_interrupt_scheme - Clear the current interrupt scheme settings | |
3709 | * @adapter: board private structure to clear interrupt scheme on | |
3710 | * | |
3711 | * We go through and clear interrupt specific resources and reset the structure | |
3712 | * to pre-load conditions | |
3713 | **/ | |
3714 | void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter) | |
3715 | { | |
021230d4 AV |
3716 | kfree(adapter->tx_ring); |
3717 | kfree(adapter->rx_ring); | |
7a921c93 AD |
3718 | adapter->tx_ring = NULL; |
3719 | adapter->rx_ring = NULL; | |
3720 | ||
3721 | ixgbe_free_q_vectors(adapter); | |
3722 | ixgbe_reset_interrupt_capability(adapter); | |
9a799d71 AK |
3723 | } |
3724 | ||
c4900be0 DS |
3725 | /** |
3726 | * ixgbe_sfp_timer - worker thread to find a missing module | |
3727 | * @data: pointer to our adapter struct | |
3728 | **/ | |
3729 | static void ixgbe_sfp_timer(unsigned long data) | |
3730 | { | |
3731 | struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data; | |
3732 | ||
4df10466 JB |
3733 | /* |
3734 | * Do the sfp_timer outside of interrupt context due to the | |
c4900be0 DS |
3735 | * delays that sfp+ detection requires |
3736 | */ | |
3737 | schedule_work(&adapter->sfp_task); | |
3738 | } | |
3739 | ||
3740 | /** | |
3741 | * ixgbe_sfp_task - worker thread to find a missing module | |
3742 | * @work: pointer to work_struct containing our data | |
3743 | **/ | |
3744 | static void ixgbe_sfp_task(struct work_struct *work) | |
3745 | { | |
3746 | struct ixgbe_adapter *adapter = container_of(work, | |
3747 | struct ixgbe_adapter, | |
3748 | sfp_task); | |
3749 | struct ixgbe_hw *hw = &adapter->hw; | |
3750 | ||
3751 | if ((hw->phy.type == ixgbe_phy_nl) && | |
3752 | (hw->phy.sfp_type == ixgbe_sfp_type_not_present)) { | |
3753 | s32 ret = hw->phy.ops.identify_sfp(hw); | |
63d6e1d8 | 3754 | if (ret == IXGBE_ERR_SFP_NOT_PRESENT) |
c4900be0 DS |
3755 | goto reschedule; |
3756 | ret = hw->phy.ops.reset(hw); | |
3757 | if (ret == IXGBE_ERR_SFP_NOT_SUPPORTED) { | |
88d2b81f DS |
3758 | dev_err(&adapter->pdev->dev, "failed to initialize " |
3759 | "because an unsupported SFP+ module type " | |
3760 | "was detected.\n" | |
3761 | "Reload the driver after installing a " | |
3762 | "supported module.\n"); | |
c4900be0 DS |
3763 | unregister_netdev(adapter->netdev); |
3764 | } else { | |
3765 | DPRINTK(PROBE, INFO, "detected SFP+: %d\n", | |
3766 | hw->phy.sfp_type); | |
3767 | } | |
3768 | /* don't need this routine any more */ | |
3769 | clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state); | |
3770 | } | |
3771 | return; | |
3772 | reschedule: | |
3773 | if (test_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state)) | |
3774 | mod_timer(&adapter->sfp_timer, | |
3775 | round_jiffies(jiffies + (2 * HZ))); | |
3776 | } | |
3777 | ||
9a799d71 AK |
3778 | /** |
3779 | * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter) | |
3780 | * @adapter: board private structure to initialize | |
3781 | * | |
3782 | * ixgbe_sw_init initializes the Adapter private data structure. | |
3783 | * Fields are initialized based on PCI device information and | |
3784 | * OS network device settings (MTU size). | |
3785 | **/ | |
3786 | static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter) | |
3787 | { | |
3788 | struct ixgbe_hw *hw = &adapter->hw; | |
3789 | struct pci_dev *pdev = adapter->pdev; | |
021230d4 | 3790 | unsigned int rss; |
7a6b6f51 | 3791 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
3792 | int j; |
3793 | struct tc_configuration *tc; | |
3794 | #endif | |
021230d4 | 3795 | |
c44ade9e JB |
3796 | /* PCI config space info */ |
3797 | ||
3798 | hw->vendor_id = pdev->vendor; | |
3799 | hw->device_id = pdev->device; | |
3800 | hw->revision_id = pdev->revision; | |
3801 | hw->subsystem_vendor_id = pdev->subsystem_vendor; | |
3802 | hw->subsystem_device_id = pdev->subsystem_device; | |
3803 | ||
021230d4 AV |
3804 | /* Set capability flags */ |
3805 | rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus()); | |
3806 | adapter->ring_feature[RING_F_RSS].indices = rss; | |
3807 | adapter->flags |= IXGBE_FLAG_RSS_ENABLED; | |
2f90b865 | 3808 | adapter->ring_feature[RING_F_DCB].indices = IXGBE_MAX_DCB_INDICES; |
bf069c97 DS |
3809 | if (hw->mac.type == ixgbe_mac_82598EB) { |
3810 | if (hw->device_id == IXGBE_DEV_ID_82598AT) | |
3811 | adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE; | |
e8e26350 | 3812 | adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598; |
bf069c97 | 3813 | } else if (hw->mac.type == ixgbe_mac_82599EB) { |
e8e26350 | 3814 | adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82599; |
0c19d6af PWJ |
3815 | adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE; |
3816 | adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED; | |
c4cf55e5 PWJ |
3817 | adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE; |
3818 | adapter->ring_feature[RING_F_FDIR].indices = | |
3819 | IXGBE_MAX_FDIR_INDICES; | |
3820 | adapter->atr_sample_rate = 20; | |
3821 | adapter->fdir_pballoc = 0; | |
eacd73f7 | 3822 | #ifdef IXGBE_FCOE |
0d551589 YZ |
3823 | adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE; |
3824 | adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED; | |
3825 | adapter->ring_feature[RING_F_FCOE].indices = 0; | |
eacd73f7 | 3826 | #endif /* IXGBE_FCOE */ |
f8212f97 | 3827 | } |
2f90b865 | 3828 | |
7a6b6f51 | 3829 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
3830 | /* Configure DCB traffic classes */ |
3831 | for (j = 0; j < MAX_TRAFFIC_CLASS; j++) { | |
3832 | tc = &adapter->dcb_cfg.tc_config[j]; | |
3833 | tc->path[DCB_TX_CONFIG].bwg_id = 0; | |
3834 | tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1); | |
3835 | tc->path[DCB_RX_CONFIG].bwg_id = 0; | |
3836 | tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1); | |
3837 | tc->dcb_pfc = pfc_disabled; | |
3838 | } | |
3839 | adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100; | |
3840 | adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100; | |
3841 | adapter->dcb_cfg.rx_pba_cfg = pba_equal; | |
264857b8 | 3842 | adapter->dcb_cfg.pfc_mode_enable = false; |
2f90b865 AD |
3843 | adapter->dcb_cfg.round_robin_enable = false; |
3844 | adapter->dcb_set_bitmap = 0x00; | |
3845 | ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg, | |
3846 | adapter->ring_feature[RING_F_DCB].indices); | |
3847 | ||
3848 | #endif | |
9a799d71 AK |
3849 | |
3850 | /* default flow control settings */ | |
cd7664f6 | 3851 | hw->fc.requested_mode = ixgbe_fc_full; |
71fd570b | 3852 | hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */ |
264857b8 PWJ |
3853 | #ifdef CONFIG_DCB |
3854 | adapter->last_lfc_mode = hw->fc.current_mode; | |
3855 | #endif | |
2b9ade93 JB |
3856 | hw->fc.high_water = IXGBE_DEFAULT_FCRTH; |
3857 | hw->fc.low_water = IXGBE_DEFAULT_FCRTL; | |
3858 | hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE; | |
3859 | hw->fc.send_xon = true; | |
71fd570b | 3860 | hw->fc.disable_fc_autoneg = false; |
9a799d71 | 3861 | |
30efa5a3 JB |
3862 | /* enable itr by default in dynamic mode */ |
3863 | adapter->itr_setting = 1; | |
3864 | adapter->eitr_param = 20000; | |
3865 | ||
3866 | /* set defaults for eitr in MegaBytes */ | |
3867 | adapter->eitr_low = 10; | |
3868 | adapter->eitr_high = 20; | |
3869 | ||
3870 | /* set default ring sizes */ | |
3871 | adapter->tx_ring_count = IXGBE_DEFAULT_TXD; | |
3872 | adapter->rx_ring_count = IXGBE_DEFAULT_RXD; | |
3873 | ||
9a799d71 | 3874 | /* initialize eeprom parameters */ |
c44ade9e | 3875 | if (ixgbe_init_eeprom_params_generic(hw)) { |
9a799d71 AK |
3876 | dev_err(&pdev->dev, "EEPROM initialization failed\n"); |
3877 | return -EIO; | |
3878 | } | |
3879 | ||
021230d4 | 3880 | /* enable rx csum by default */ |
9a799d71 AK |
3881 | adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED; |
3882 | ||
9a799d71 AK |
3883 | set_bit(__IXGBE_DOWN, &adapter->state); |
3884 | ||
3885 | return 0; | |
3886 | } | |
3887 | ||
3888 | /** | |
3889 | * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors) | |
3890 | * @adapter: board private structure | |
3a581073 | 3891 | * @tx_ring: tx descriptor ring (for a specific queue) to setup |
9a799d71 AK |
3892 | * |
3893 | * Return 0 on success, negative on failure | |
3894 | **/ | |
3895 | int ixgbe_setup_tx_resources(struct ixgbe_adapter *adapter, | |
e01c31a5 | 3896 | struct ixgbe_ring *tx_ring) |
9a799d71 AK |
3897 | { |
3898 | struct pci_dev *pdev = adapter->pdev; | |
3899 | int size; | |
3900 | ||
3a581073 JB |
3901 | size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count; |
3902 | tx_ring->tx_buffer_info = vmalloc(size); | |
e01c31a5 JB |
3903 | if (!tx_ring->tx_buffer_info) |
3904 | goto err; | |
3a581073 | 3905 | memset(tx_ring->tx_buffer_info, 0, size); |
9a799d71 AK |
3906 | |
3907 | /* round up to nearest 4K */ | |
12207e49 | 3908 | tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc); |
3a581073 | 3909 | tx_ring->size = ALIGN(tx_ring->size, 4096); |
9a799d71 | 3910 | |
3a581073 JB |
3911 | tx_ring->desc = pci_alloc_consistent(pdev, tx_ring->size, |
3912 | &tx_ring->dma); | |
e01c31a5 JB |
3913 | if (!tx_ring->desc) |
3914 | goto err; | |
9a799d71 | 3915 | |
3a581073 JB |
3916 | tx_ring->next_to_use = 0; |
3917 | tx_ring->next_to_clean = 0; | |
3918 | tx_ring->work_limit = tx_ring->count; | |
9a799d71 | 3919 | return 0; |
e01c31a5 JB |
3920 | |
3921 | err: | |
3922 | vfree(tx_ring->tx_buffer_info); | |
3923 | tx_ring->tx_buffer_info = NULL; | |
3924 | DPRINTK(PROBE, ERR, "Unable to allocate memory for the transmit " | |
3925 | "descriptor ring\n"); | |
3926 | return -ENOMEM; | |
9a799d71 AK |
3927 | } |
3928 | ||
69888674 AD |
3929 | /** |
3930 | * ixgbe_setup_all_tx_resources - allocate all queues Tx resources | |
3931 | * @adapter: board private structure | |
3932 | * | |
3933 | * If this function returns with an error, then it's possible one or | |
3934 | * more of the rings is populated (while the rest are not). It is the | |
3935 | * callers duty to clean those orphaned rings. | |
3936 | * | |
3937 | * Return 0 on success, negative on failure | |
3938 | **/ | |
3939 | static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter) | |
3940 | { | |
3941 | int i, err = 0; | |
3942 | ||
3943 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
3944 | err = ixgbe_setup_tx_resources(adapter, &adapter->tx_ring[i]); | |
3945 | if (!err) | |
3946 | continue; | |
3947 | DPRINTK(PROBE, ERR, "Allocation for Tx Queue %u failed\n", i); | |
3948 | break; | |
3949 | } | |
3950 | ||
3951 | return err; | |
3952 | } | |
3953 | ||
9a799d71 AK |
3954 | /** |
3955 | * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors) | |
3956 | * @adapter: board private structure | |
3a581073 | 3957 | * @rx_ring: rx descriptor ring (for a specific queue) to setup |
9a799d71 AK |
3958 | * |
3959 | * Returns 0 on success, negative on failure | |
3960 | **/ | |
3961 | int ixgbe_setup_rx_resources(struct ixgbe_adapter *adapter, | |
b4617240 | 3962 | struct ixgbe_ring *rx_ring) |
9a799d71 AK |
3963 | { |
3964 | struct pci_dev *pdev = adapter->pdev; | |
021230d4 | 3965 | int size; |
9a799d71 | 3966 | |
3a581073 JB |
3967 | size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count; |
3968 | rx_ring->rx_buffer_info = vmalloc(size); | |
3969 | if (!rx_ring->rx_buffer_info) { | |
9a799d71 | 3970 | DPRINTK(PROBE, ERR, |
b4617240 | 3971 | "vmalloc allocation failed for the rx desc ring\n"); |
177db6ff | 3972 | goto alloc_failed; |
9a799d71 | 3973 | } |
3a581073 | 3974 | memset(rx_ring->rx_buffer_info, 0, size); |
9a799d71 | 3975 | |
9a799d71 | 3976 | /* Round up to nearest 4K */ |
3a581073 JB |
3977 | rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc); |
3978 | rx_ring->size = ALIGN(rx_ring->size, 4096); | |
9a799d71 | 3979 | |
3a581073 | 3980 | rx_ring->desc = pci_alloc_consistent(pdev, rx_ring->size, &rx_ring->dma); |
9a799d71 | 3981 | |
3a581073 | 3982 | if (!rx_ring->desc) { |
9a799d71 | 3983 | DPRINTK(PROBE, ERR, |
b4617240 | 3984 | "Memory allocation failed for the rx desc ring\n"); |
3a581073 | 3985 | vfree(rx_ring->rx_buffer_info); |
177db6ff | 3986 | goto alloc_failed; |
9a799d71 AK |
3987 | } |
3988 | ||
3a581073 JB |
3989 | rx_ring->next_to_clean = 0; |
3990 | rx_ring->next_to_use = 0; | |
9a799d71 AK |
3991 | |
3992 | return 0; | |
177db6ff MC |
3993 | |
3994 | alloc_failed: | |
177db6ff | 3995 | return -ENOMEM; |
9a799d71 AK |
3996 | } |
3997 | ||
69888674 AD |
3998 | /** |
3999 | * ixgbe_setup_all_rx_resources - allocate all queues Rx resources | |
4000 | * @adapter: board private structure | |
4001 | * | |
4002 | * If this function returns with an error, then it's possible one or | |
4003 | * more of the rings is populated (while the rest are not). It is the | |
4004 | * callers duty to clean those orphaned rings. | |
4005 | * | |
4006 | * Return 0 on success, negative on failure | |
4007 | **/ | |
4008 | ||
4009 | static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter) | |
4010 | { | |
4011 | int i, err = 0; | |
4012 | ||
4013 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
4014 | err = ixgbe_setup_rx_resources(adapter, &adapter->rx_ring[i]); | |
4015 | if (!err) | |
4016 | continue; | |
4017 | DPRINTK(PROBE, ERR, "Allocation for Rx Queue %u failed\n", i); | |
4018 | break; | |
4019 | } | |
4020 | ||
4021 | return err; | |
4022 | } | |
4023 | ||
9a799d71 AK |
4024 | /** |
4025 | * ixgbe_free_tx_resources - Free Tx Resources per Queue | |
4026 | * @adapter: board private structure | |
4027 | * @tx_ring: Tx descriptor ring for a specific queue | |
4028 | * | |
4029 | * Free all transmit software resources | |
4030 | **/ | |
c431f97e JB |
4031 | void ixgbe_free_tx_resources(struct ixgbe_adapter *adapter, |
4032 | struct ixgbe_ring *tx_ring) | |
9a799d71 AK |
4033 | { |
4034 | struct pci_dev *pdev = adapter->pdev; | |
4035 | ||
4036 | ixgbe_clean_tx_ring(adapter, tx_ring); | |
4037 | ||
4038 | vfree(tx_ring->tx_buffer_info); | |
4039 | tx_ring->tx_buffer_info = NULL; | |
4040 | ||
4041 | pci_free_consistent(pdev, tx_ring->size, tx_ring->desc, tx_ring->dma); | |
4042 | ||
4043 | tx_ring->desc = NULL; | |
4044 | } | |
4045 | ||
4046 | /** | |
4047 | * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues | |
4048 | * @adapter: board private structure | |
4049 | * | |
4050 | * Free all transmit software resources | |
4051 | **/ | |
4052 | static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter) | |
4053 | { | |
4054 | int i; | |
4055 | ||
4056 | for (i = 0; i < adapter->num_tx_queues; i++) | |
9891ca7c JB |
4057 | if (adapter->tx_ring[i].desc) |
4058 | ixgbe_free_tx_resources(adapter, &adapter->tx_ring[i]); | |
9a799d71 AK |
4059 | } |
4060 | ||
4061 | /** | |
b4617240 | 4062 | * ixgbe_free_rx_resources - Free Rx Resources |
9a799d71 AK |
4063 | * @adapter: board private structure |
4064 | * @rx_ring: ring to clean the resources from | |
4065 | * | |
4066 | * Free all receive software resources | |
4067 | **/ | |
c431f97e JB |
4068 | void ixgbe_free_rx_resources(struct ixgbe_adapter *adapter, |
4069 | struct ixgbe_ring *rx_ring) | |
9a799d71 AK |
4070 | { |
4071 | struct pci_dev *pdev = adapter->pdev; | |
4072 | ||
4073 | ixgbe_clean_rx_ring(adapter, rx_ring); | |
4074 | ||
4075 | vfree(rx_ring->rx_buffer_info); | |
4076 | rx_ring->rx_buffer_info = NULL; | |
4077 | ||
4078 | pci_free_consistent(pdev, rx_ring->size, rx_ring->desc, rx_ring->dma); | |
4079 | ||
4080 | rx_ring->desc = NULL; | |
4081 | } | |
4082 | ||
4083 | /** | |
4084 | * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues | |
4085 | * @adapter: board private structure | |
4086 | * | |
4087 | * Free all receive software resources | |
4088 | **/ | |
4089 | static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter) | |
4090 | { | |
4091 | int i; | |
4092 | ||
4093 | for (i = 0; i < adapter->num_rx_queues; i++) | |
9891ca7c JB |
4094 | if (adapter->rx_ring[i].desc) |
4095 | ixgbe_free_rx_resources(adapter, &adapter->rx_ring[i]); | |
9a799d71 AK |
4096 | } |
4097 | ||
9a799d71 AK |
4098 | /** |
4099 | * ixgbe_change_mtu - Change the Maximum Transfer Unit | |
4100 | * @netdev: network interface device structure | |
4101 | * @new_mtu: new value for maximum frame size | |
4102 | * | |
4103 | * Returns 0 on success, negative on failure | |
4104 | **/ | |
4105 | static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu) | |
4106 | { | |
4107 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
4108 | int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN; | |
4109 | ||
42c783c5 JB |
4110 | /* MTU < 68 is an error and causes problems on some kernels */ |
4111 | if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE)) | |
9a799d71 AK |
4112 | return -EINVAL; |
4113 | ||
021230d4 | 4114 | DPRINTK(PROBE, INFO, "changing MTU from %d to %d\n", |
b4617240 | 4115 | netdev->mtu, new_mtu); |
021230d4 | 4116 | /* must set new MTU before calling down or up */ |
9a799d71 AK |
4117 | netdev->mtu = new_mtu; |
4118 | ||
d4f80882 AV |
4119 | if (netif_running(netdev)) |
4120 | ixgbe_reinit_locked(adapter); | |
9a799d71 AK |
4121 | |
4122 | return 0; | |
4123 | } | |
4124 | ||
4125 | /** | |
4126 | * ixgbe_open - Called when a network interface is made active | |
4127 | * @netdev: network interface device structure | |
4128 | * | |
4129 | * Returns 0 on success, negative value on failure | |
4130 | * | |
4131 | * The open entry point is called when a network interface is made | |
4132 | * active by the system (IFF_UP). At this point all resources needed | |
4133 | * for transmit and receive operations are allocated, the interrupt | |
4134 | * handler is registered with the OS, the watchdog timer is started, | |
4135 | * and the stack is notified that the interface is ready. | |
4136 | **/ | |
4137 | static int ixgbe_open(struct net_device *netdev) | |
4138 | { | |
4139 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
4140 | int err; | |
4bebfaa5 AK |
4141 | |
4142 | /* disallow open during test */ | |
4143 | if (test_bit(__IXGBE_TESTING, &adapter->state)) | |
4144 | return -EBUSY; | |
9a799d71 | 4145 | |
54386467 JB |
4146 | netif_carrier_off(netdev); |
4147 | ||
9a799d71 AK |
4148 | /* allocate transmit descriptors */ |
4149 | err = ixgbe_setup_all_tx_resources(adapter); | |
4150 | if (err) | |
4151 | goto err_setup_tx; | |
4152 | ||
9a799d71 AK |
4153 | /* allocate receive descriptors */ |
4154 | err = ixgbe_setup_all_rx_resources(adapter); | |
4155 | if (err) | |
4156 | goto err_setup_rx; | |
4157 | ||
4158 | ixgbe_configure(adapter); | |
4159 | ||
021230d4 | 4160 | err = ixgbe_request_irq(adapter); |
9a799d71 AK |
4161 | if (err) |
4162 | goto err_req_irq; | |
4163 | ||
9a799d71 AK |
4164 | err = ixgbe_up_complete(adapter); |
4165 | if (err) | |
4166 | goto err_up; | |
4167 | ||
d55b53ff JK |
4168 | netif_tx_start_all_queues(netdev); |
4169 | ||
9a799d71 AK |
4170 | return 0; |
4171 | ||
4172 | err_up: | |
5eba3699 | 4173 | ixgbe_release_hw_control(adapter); |
9a799d71 AK |
4174 | ixgbe_free_irq(adapter); |
4175 | err_req_irq: | |
9a799d71 | 4176 | err_setup_rx: |
a20a1199 | 4177 | ixgbe_free_all_rx_resources(adapter); |
9a799d71 | 4178 | err_setup_tx: |
a20a1199 | 4179 | ixgbe_free_all_tx_resources(adapter); |
9a799d71 AK |
4180 | ixgbe_reset(adapter); |
4181 | ||
4182 | return err; | |
4183 | } | |
4184 | ||
4185 | /** | |
4186 | * ixgbe_close - Disables a network interface | |
4187 | * @netdev: network interface device structure | |
4188 | * | |
4189 | * Returns 0, this is not allowed to fail | |
4190 | * | |
4191 | * The close entry point is called when an interface is de-activated | |
4192 | * by the OS. The hardware is still under the drivers control, but | |
4193 | * needs to be disabled. A global MAC reset is issued to stop the | |
4194 | * hardware, and all transmit and receive resources are freed. | |
4195 | **/ | |
4196 | static int ixgbe_close(struct net_device *netdev) | |
4197 | { | |
4198 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
9a799d71 AK |
4199 | |
4200 | ixgbe_down(adapter); | |
4201 | ixgbe_free_irq(adapter); | |
4202 | ||
4203 | ixgbe_free_all_tx_resources(adapter); | |
4204 | ixgbe_free_all_rx_resources(adapter); | |
4205 | ||
5eba3699 | 4206 | ixgbe_release_hw_control(adapter); |
9a799d71 AK |
4207 | |
4208 | return 0; | |
4209 | } | |
4210 | ||
b3c8b4ba AD |
4211 | #ifdef CONFIG_PM |
4212 | static int ixgbe_resume(struct pci_dev *pdev) | |
4213 | { | |
4214 | struct net_device *netdev = pci_get_drvdata(pdev); | |
4215 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
4216 | u32 err; | |
4217 | ||
4218 | pci_set_power_state(pdev, PCI_D0); | |
4219 | pci_restore_state(pdev); | |
9ce77666 | 4220 | |
4221 | err = pci_enable_device_mem(pdev); | |
b3c8b4ba | 4222 | if (err) { |
69888674 | 4223 | printk(KERN_ERR "ixgbe: Cannot enable PCI device from " |
b3c8b4ba AD |
4224 | "suspend\n"); |
4225 | return err; | |
4226 | } | |
4227 | pci_set_master(pdev); | |
4228 | ||
dd4d8ca6 | 4229 | pci_wake_from_d3(pdev, false); |
b3c8b4ba AD |
4230 | |
4231 | err = ixgbe_init_interrupt_scheme(adapter); | |
4232 | if (err) { | |
4233 | printk(KERN_ERR "ixgbe: Cannot initialize interrupts for " | |
4234 | "device\n"); | |
4235 | return err; | |
4236 | } | |
4237 | ||
b3c8b4ba AD |
4238 | ixgbe_reset(adapter); |
4239 | ||
495dce12 WJP |
4240 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0); |
4241 | ||
b3c8b4ba AD |
4242 | if (netif_running(netdev)) { |
4243 | err = ixgbe_open(adapter->netdev); | |
4244 | if (err) | |
4245 | return err; | |
4246 | } | |
4247 | ||
4248 | netif_device_attach(netdev); | |
4249 | ||
4250 | return 0; | |
4251 | } | |
b3c8b4ba | 4252 | #endif /* CONFIG_PM */ |
9d8d05ae RW |
4253 | |
4254 | static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake) | |
b3c8b4ba AD |
4255 | { |
4256 | struct net_device *netdev = pci_get_drvdata(pdev); | |
4257 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
e8e26350 PW |
4258 | struct ixgbe_hw *hw = &adapter->hw; |
4259 | u32 ctrl, fctrl; | |
4260 | u32 wufc = adapter->wol; | |
b3c8b4ba AD |
4261 | #ifdef CONFIG_PM |
4262 | int retval = 0; | |
4263 | #endif | |
4264 | ||
4265 | netif_device_detach(netdev); | |
4266 | ||
4267 | if (netif_running(netdev)) { | |
4268 | ixgbe_down(adapter); | |
4269 | ixgbe_free_irq(adapter); | |
4270 | ixgbe_free_all_tx_resources(adapter); | |
4271 | ixgbe_free_all_rx_resources(adapter); | |
4272 | } | |
7a921c93 | 4273 | ixgbe_clear_interrupt_scheme(adapter); |
b3c8b4ba AD |
4274 | |
4275 | #ifdef CONFIG_PM | |
4276 | retval = pci_save_state(pdev); | |
4277 | if (retval) | |
4278 | return retval; | |
4df10466 | 4279 | |
b3c8b4ba | 4280 | #endif |
e8e26350 PW |
4281 | if (wufc) { |
4282 | ixgbe_set_rx_mode(netdev); | |
b3c8b4ba | 4283 | |
e8e26350 PW |
4284 | /* turn on all-multi mode if wake on multicast is enabled */ |
4285 | if (wufc & IXGBE_WUFC_MC) { | |
4286 | fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL); | |
4287 | fctrl |= IXGBE_FCTRL_MPE; | |
4288 | IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl); | |
4289 | } | |
4290 | ||
4291 | ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); | |
4292 | ctrl |= IXGBE_CTRL_GIO_DIS; | |
4293 | IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl); | |
4294 | ||
4295 | IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc); | |
4296 | } else { | |
4297 | IXGBE_WRITE_REG(hw, IXGBE_WUC, 0); | |
4298 | IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0); | |
4299 | } | |
4300 | ||
dd4d8ca6 DS |
4301 | if (wufc && hw->mac.type == ixgbe_mac_82599EB) |
4302 | pci_wake_from_d3(pdev, true); | |
4303 | else | |
4304 | pci_wake_from_d3(pdev, false); | |
b3c8b4ba | 4305 | |
9d8d05ae RW |
4306 | *enable_wake = !!wufc; |
4307 | ||
b3c8b4ba AD |
4308 | ixgbe_release_hw_control(adapter); |
4309 | ||
4310 | pci_disable_device(pdev); | |
4311 | ||
9d8d05ae RW |
4312 | return 0; |
4313 | } | |
4314 | ||
4315 | #ifdef CONFIG_PM | |
4316 | static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state) | |
4317 | { | |
4318 | int retval; | |
4319 | bool wake; | |
4320 | ||
4321 | retval = __ixgbe_shutdown(pdev, &wake); | |
4322 | if (retval) | |
4323 | return retval; | |
4324 | ||
4325 | if (wake) { | |
4326 | pci_prepare_to_sleep(pdev); | |
4327 | } else { | |
4328 | pci_wake_from_d3(pdev, false); | |
4329 | pci_set_power_state(pdev, PCI_D3hot); | |
4330 | } | |
b3c8b4ba AD |
4331 | |
4332 | return 0; | |
4333 | } | |
9d8d05ae | 4334 | #endif /* CONFIG_PM */ |
b3c8b4ba AD |
4335 | |
4336 | static void ixgbe_shutdown(struct pci_dev *pdev) | |
4337 | { | |
9d8d05ae RW |
4338 | bool wake; |
4339 | ||
4340 | __ixgbe_shutdown(pdev, &wake); | |
4341 | ||
4342 | if (system_state == SYSTEM_POWER_OFF) { | |
4343 | pci_wake_from_d3(pdev, wake); | |
4344 | pci_set_power_state(pdev, PCI_D3hot); | |
4345 | } | |
b3c8b4ba AD |
4346 | } |
4347 | ||
9a799d71 AK |
4348 | /** |
4349 | * ixgbe_update_stats - Update the board statistics counters. | |
4350 | * @adapter: board private structure | |
4351 | **/ | |
4352 | void ixgbe_update_stats(struct ixgbe_adapter *adapter) | |
4353 | { | |
4354 | struct ixgbe_hw *hw = &adapter->hw; | |
6f11eef7 AV |
4355 | u64 total_mpc = 0; |
4356 | u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot; | |
9a799d71 | 4357 | |
d51019a4 | 4358 | if (hw->mac.type == ixgbe_mac_82599EB) { |
f8212f97 | 4359 | u64 rsc_count = 0; |
d51019a4 PW |
4360 | for (i = 0; i < 16; i++) |
4361 | adapter->hw_rx_no_dma_resources += | |
4362 | IXGBE_READ_REG(hw, IXGBE_QPRDC(i)); | |
f8212f97 AD |
4363 | for (i = 0; i < adapter->num_rx_queues; i++) |
4364 | rsc_count += adapter->rx_ring[i].rsc_count; | |
4365 | adapter->rsc_count = rsc_count; | |
d51019a4 PW |
4366 | } |
4367 | ||
9a799d71 | 4368 | adapter->stats.crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS); |
6f11eef7 AV |
4369 | for (i = 0; i < 8; i++) { |
4370 | /* for packet buffers not used, the register should read 0 */ | |
4371 | mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i)); | |
4372 | missed_rx += mpc; | |
4373 | adapter->stats.mpc[i] += mpc; | |
4374 | total_mpc += adapter->stats.mpc[i]; | |
e8e26350 PW |
4375 | if (hw->mac.type == ixgbe_mac_82598EB) |
4376 | adapter->stats.rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i)); | |
2f90b865 AD |
4377 | adapter->stats.qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i)); |
4378 | adapter->stats.qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i)); | |
4379 | adapter->stats.qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i)); | |
4380 | adapter->stats.qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i)); | |
e8e26350 PW |
4381 | if (hw->mac.type == ixgbe_mac_82599EB) { |
4382 | adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw, | |
4383 | IXGBE_PXONRXCNT(i)); | |
4384 | adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw, | |
4385 | IXGBE_PXOFFRXCNT(i)); | |
4386 | adapter->stats.qprdc[i] += IXGBE_READ_REG(hw, IXGBE_QPRDC(i)); | |
e8e26350 PW |
4387 | } else { |
4388 | adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw, | |
4389 | IXGBE_PXONRXC(i)); | |
4390 | adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw, | |
4391 | IXGBE_PXOFFRXC(i)); | |
4392 | } | |
2f90b865 AD |
4393 | adapter->stats.pxontxc[i] += IXGBE_READ_REG(hw, |
4394 | IXGBE_PXONTXC(i)); | |
2f90b865 | 4395 | adapter->stats.pxofftxc[i] += IXGBE_READ_REG(hw, |
e8e26350 | 4396 | IXGBE_PXOFFTXC(i)); |
6f11eef7 AV |
4397 | } |
4398 | adapter->stats.gprc += IXGBE_READ_REG(hw, IXGBE_GPRC); | |
4399 | /* work around hardware counting issue */ | |
4400 | adapter->stats.gprc -= missed_rx; | |
4401 | ||
4402 | /* 82598 hardware only has a 32 bit counter in the high register */ | |
e8e26350 PW |
4403 | if (hw->mac.type == ixgbe_mac_82599EB) { |
4404 | adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCL); | |
4405 | IXGBE_READ_REG(hw, IXGBE_GORCH); /* to clear */ | |
4406 | adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL); | |
4407 | IXGBE_READ_REG(hw, IXGBE_GOTCH); /* to clear */ | |
4408 | adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORL); | |
4409 | IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */ | |
4410 | adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT); | |
4411 | adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT); | |
c4cf55e5 PWJ |
4412 | adapter->stats.fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH); |
4413 | adapter->stats.fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS); | |
6d45522c YZ |
4414 | #ifdef IXGBE_FCOE |
4415 | adapter->stats.fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC); | |
4416 | adapter->stats.fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC); | |
4417 | adapter->stats.fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC); | |
4418 | adapter->stats.fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC); | |
4419 | adapter->stats.fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC); | |
4420 | adapter->stats.fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC); | |
4421 | #endif /* IXGBE_FCOE */ | |
e8e26350 PW |
4422 | } else { |
4423 | adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC); | |
4424 | adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC); | |
4425 | adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCH); | |
4426 | adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH); | |
4427 | adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORH); | |
4428 | } | |
9a799d71 AK |
4429 | bprc = IXGBE_READ_REG(hw, IXGBE_BPRC); |
4430 | adapter->stats.bprc += bprc; | |
4431 | adapter->stats.mprc += IXGBE_READ_REG(hw, IXGBE_MPRC); | |
e8e26350 PW |
4432 | if (hw->mac.type == ixgbe_mac_82598EB) |
4433 | adapter->stats.mprc -= bprc; | |
9a799d71 AK |
4434 | adapter->stats.roc += IXGBE_READ_REG(hw, IXGBE_ROC); |
4435 | adapter->stats.prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64); | |
4436 | adapter->stats.prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127); | |
4437 | adapter->stats.prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255); | |
4438 | adapter->stats.prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511); | |
4439 | adapter->stats.prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023); | |
4440 | adapter->stats.prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522); | |
9a799d71 | 4441 | adapter->stats.rlec += IXGBE_READ_REG(hw, IXGBE_RLEC); |
6f11eef7 AV |
4442 | lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC); |
4443 | adapter->stats.lxontxc += lxon; | |
4444 | lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC); | |
4445 | adapter->stats.lxofftxc += lxoff; | |
9a799d71 AK |
4446 | adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC); |
4447 | adapter->stats.gptc += IXGBE_READ_REG(hw, IXGBE_GPTC); | |
6f11eef7 AV |
4448 | adapter->stats.mptc += IXGBE_READ_REG(hw, IXGBE_MPTC); |
4449 | /* | |
4450 | * 82598 errata - tx of flow control packets is included in tx counters | |
4451 | */ | |
4452 | xon_off_tot = lxon + lxoff; | |
4453 | adapter->stats.gptc -= xon_off_tot; | |
4454 | adapter->stats.mptc -= xon_off_tot; | |
4455 | adapter->stats.gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN)); | |
9a799d71 AK |
4456 | adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC); |
4457 | adapter->stats.rfc += IXGBE_READ_REG(hw, IXGBE_RFC); | |
4458 | adapter->stats.rjc += IXGBE_READ_REG(hw, IXGBE_RJC); | |
9a799d71 AK |
4459 | adapter->stats.tpr += IXGBE_READ_REG(hw, IXGBE_TPR); |
4460 | adapter->stats.ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64); | |
6f11eef7 | 4461 | adapter->stats.ptc64 -= xon_off_tot; |
9a799d71 AK |
4462 | adapter->stats.ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127); |
4463 | adapter->stats.ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255); | |
4464 | adapter->stats.ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511); | |
4465 | adapter->stats.ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023); | |
4466 | adapter->stats.ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522); | |
9a799d71 AK |
4467 | adapter->stats.bptc += IXGBE_READ_REG(hw, IXGBE_BPTC); |
4468 | ||
4469 | /* Fill out the OS statistics structure */ | |
9a799d71 AK |
4470 | adapter->net_stats.multicast = adapter->stats.mprc; |
4471 | ||
4472 | /* Rx Errors */ | |
4473 | adapter->net_stats.rx_errors = adapter->stats.crcerrs + | |
b4617240 | 4474 | adapter->stats.rlec; |
9a799d71 AK |
4475 | adapter->net_stats.rx_dropped = 0; |
4476 | adapter->net_stats.rx_length_errors = adapter->stats.rlec; | |
4477 | adapter->net_stats.rx_crc_errors = adapter->stats.crcerrs; | |
6f11eef7 | 4478 | adapter->net_stats.rx_missed_errors = total_mpc; |
9a799d71 AK |
4479 | } |
4480 | ||
4481 | /** | |
4482 | * ixgbe_watchdog - Timer Call-back | |
4483 | * @data: pointer to adapter cast into an unsigned long | |
4484 | **/ | |
4485 | static void ixgbe_watchdog(unsigned long data) | |
4486 | { | |
4487 | struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data; | |
cf8280ee | 4488 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a AD |
4489 | u64 eics = 0; |
4490 | int i; | |
cf8280ee | 4491 | |
fe49f04a AD |
4492 | /* |
4493 | * Do the watchdog outside of interrupt context due to the lovely | |
4494 | * delays that some of the newer hardware requires | |
4495 | */ | |
22d5a71b | 4496 | |
fe49f04a AD |
4497 | if (test_bit(__IXGBE_DOWN, &adapter->state)) |
4498 | goto watchdog_short_circuit; | |
22d5a71b | 4499 | |
fe49f04a AD |
4500 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) { |
4501 | /* | |
4502 | * for legacy and MSI interrupts don't set any bits | |
4503 | * that are enabled for EIAM, because this operation | |
4504 | * would set *both* EIMS and EICS for any bit in EIAM | |
4505 | */ | |
4506 | IXGBE_WRITE_REG(hw, IXGBE_EICS, | |
4507 | (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER)); | |
4508 | goto watchdog_reschedule; | |
4509 | } | |
4510 | ||
4511 | /* get one bit for every active tx/rx interrupt vector */ | |
4512 | for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) { | |
4513 | struct ixgbe_q_vector *qv = adapter->q_vector[i]; | |
4514 | if (qv->rxr_count || qv->txr_count) | |
4515 | eics |= ((u64)1 << i); | |
cf8280ee | 4516 | } |
9a799d71 | 4517 | |
fe49f04a AD |
4518 | /* Cause software interrupt to ensure rx rings are cleaned */ |
4519 | ixgbe_irq_rearm_queues(adapter, eics); | |
4520 | ||
4521 | watchdog_reschedule: | |
4522 | /* Reset the timer */ | |
4523 | mod_timer(&adapter->watchdog_timer, round_jiffies(jiffies + 2 * HZ)); | |
4524 | ||
4525 | watchdog_short_circuit: | |
cf8280ee JB |
4526 | schedule_work(&adapter->watchdog_task); |
4527 | } | |
4528 | ||
e8e26350 PW |
4529 | /** |
4530 | * ixgbe_multispeed_fiber_task - worker thread to configure multispeed fiber | |
4531 | * @work: pointer to work_struct containing our data | |
4532 | **/ | |
4533 | static void ixgbe_multispeed_fiber_task(struct work_struct *work) | |
4534 | { | |
4535 | struct ixgbe_adapter *adapter = container_of(work, | |
4536 | struct ixgbe_adapter, | |
4537 | multispeed_fiber_task); | |
4538 | struct ixgbe_hw *hw = &adapter->hw; | |
4539 | u32 autoneg; | |
4540 | ||
4541 | adapter->flags |= IXGBE_FLAG_IN_SFP_LINK_TASK; | |
a1f25324 MC |
4542 | autoneg = hw->phy.autoneg_advertised; |
4543 | if ((!autoneg) && (hw->mac.ops.get_link_capabilities)) | |
e8e26350 PW |
4544 | hw->mac.ops.get_link_capabilities(hw, &autoneg, |
4545 | &hw->mac.autoneg); | |
4546 | if (hw->mac.ops.setup_link_speed) | |
4547 | hw->mac.ops.setup_link_speed(hw, autoneg, true, true); | |
4548 | adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE; | |
4549 | adapter->flags &= ~IXGBE_FLAG_IN_SFP_LINK_TASK; | |
4550 | } | |
4551 | ||
4552 | /** | |
4553 | * ixgbe_sfp_config_module_task - worker thread to configure a new SFP+ module | |
4554 | * @work: pointer to work_struct containing our data | |
4555 | **/ | |
4556 | static void ixgbe_sfp_config_module_task(struct work_struct *work) | |
4557 | { | |
4558 | struct ixgbe_adapter *adapter = container_of(work, | |
4559 | struct ixgbe_adapter, | |
4560 | sfp_config_module_task); | |
4561 | struct ixgbe_hw *hw = &adapter->hw; | |
4562 | u32 err; | |
4563 | ||
4564 | adapter->flags |= IXGBE_FLAG_IN_SFP_MOD_TASK; | |
63d6e1d8 DS |
4565 | |
4566 | /* Time for electrical oscillations to settle down */ | |
4567 | msleep(100); | |
e8e26350 | 4568 | err = hw->phy.ops.identify_sfp(hw); |
63d6e1d8 | 4569 | |
e8e26350 | 4570 | if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) { |
88d2b81f DS |
4571 | dev_err(&adapter->pdev->dev, "failed to initialize because " |
4572 | "an unsupported SFP+ module type was detected.\n" | |
4573 | "Reload the driver after installing a supported " | |
4574 | "module.\n"); | |
63d6e1d8 | 4575 | unregister_netdev(adapter->netdev); |
e8e26350 PW |
4576 | return; |
4577 | } | |
4578 | hw->mac.ops.setup_sfp(hw); | |
4579 | ||
8d1c3c07 | 4580 | if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK)) |
e8e26350 PW |
4581 | /* This will also work for DA Twinax connections */ |
4582 | schedule_work(&adapter->multispeed_fiber_task); | |
4583 | adapter->flags &= ~IXGBE_FLAG_IN_SFP_MOD_TASK; | |
4584 | } | |
4585 | ||
c4cf55e5 PWJ |
4586 | /** |
4587 | * ixgbe_fdir_reinit_task - worker thread to reinit FDIR filter table | |
4588 | * @work: pointer to work_struct containing our data | |
4589 | **/ | |
4590 | static void ixgbe_fdir_reinit_task(struct work_struct *work) | |
4591 | { | |
4592 | struct ixgbe_adapter *adapter = container_of(work, | |
4593 | struct ixgbe_adapter, | |
4594 | fdir_reinit_task); | |
4595 | struct ixgbe_hw *hw = &adapter->hw; | |
4596 | int i; | |
4597 | ||
4598 | if (ixgbe_reinit_fdir_tables_82599(hw) == 0) { | |
4599 | for (i = 0; i < adapter->num_tx_queues; i++) | |
4600 | set_bit(__IXGBE_FDIR_INIT_DONE, | |
4601 | &(adapter->tx_ring[i].reinit_state)); | |
4602 | } else { | |
4603 | DPRINTK(PROBE, ERR, "failed to finish FDIR re-initialization, " | |
4604 | "ignored adding FDIR ATR filters \n"); | |
4605 | } | |
4606 | /* Done FDIR Re-initialization, enable transmits */ | |
4607 | netif_tx_start_all_queues(adapter->netdev); | |
4608 | } | |
4609 | ||
cf8280ee | 4610 | /** |
69888674 AD |
4611 | * ixgbe_watchdog_task - worker thread to bring link up |
4612 | * @work: pointer to work_struct containing our data | |
cf8280ee JB |
4613 | **/ |
4614 | static void ixgbe_watchdog_task(struct work_struct *work) | |
4615 | { | |
4616 | struct ixgbe_adapter *adapter = container_of(work, | |
4617 | struct ixgbe_adapter, | |
4618 | watchdog_task); | |
4619 | struct net_device *netdev = adapter->netdev; | |
4620 | struct ixgbe_hw *hw = &adapter->hw; | |
4621 | u32 link_speed = adapter->link_speed; | |
4622 | bool link_up = adapter->link_up; | |
bc59fcda NS |
4623 | int i; |
4624 | struct ixgbe_ring *tx_ring; | |
4625 | int some_tx_pending = 0; | |
cf8280ee JB |
4626 | |
4627 | adapter->flags |= IXGBE_FLAG_IN_WATCHDOG_TASK; | |
4628 | ||
4629 | if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) { | |
4630 | hw->mac.ops.check_link(hw, &link_speed, &link_up, false); | |
264857b8 PWJ |
4631 | if (link_up) { |
4632 | #ifdef CONFIG_DCB | |
4633 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { | |
4634 | for (i = 0; i < MAX_TRAFFIC_CLASS; i++) | |
620fa036 | 4635 | hw->mac.ops.fc_enable(hw, i); |
264857b8 | 4636 | } else { |
620fa036 | 4637 | hw->mac.ops.fc_enable(hw, 0); |
264857b8 PWJ |
4638 | } |
4639 | #else | |
620fa036 | 4640 | hw->mac.ops.fc_enable(hw, 0); |
264857b8 PWJ |
4641 | #endif |
4642 | } | |
4643 | ||
cf8280ee JB |
4644 | if (link_up || |
4645 | time_after(jiffies, (adapter->link_check_timeout + | |
4646 | IXGBE_TRY_LINK_TIMEOUT))) { | |
cf8280ee | 4647 | adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE; |
264857b8 | 4648 | IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC); |
cf8280ee JB |
4649 | } |
4650 | adapter->link_up = link_up; | |
4651 | adapter->link_speed = link_speed; | |
4652 | } | |
9a799d71 AK |
4653 | |
4654 | if (link_up) { | |
4655 | if (!netif_carrier_ok(netdev)) { | |
e8e26350 PW |
4656 | bool flow_rx, flow_tx; |
4657 | ||
4658 | if (hw->mac.type == ixgbe_mac_82599EB) { | |
4659 | u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN); | |
4660 | u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG); | |
4661 | flow_rx = (mflcn & IXGBE_MFLCN_RFCE); | |
4662 | flow_tx = (fccfg & IXGBE_FCCFG_TFCE_802_3X); | |
4663 | } else { | |
4664 | u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL); | |
4665 | u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS); | |
4666 | flow_rx = (frctl & IXGBE_FCTRL_RFCE); | |
4667 | flow_tx = (rmcs & IXGBE_RMCS_TFCE_802_3X); | |
4668 | } | |
4669 | ||
a46e534b JK |
4670 | printk(KERN_INFO "ixgbe: %s NIC Link is Up %s, " |
4671 | "Flow Control: %s\n", | |
4672 | netdev->name, | |
4673 | (link_speed == IXGBE_LINK_SPEED_10GB_FULL ? | |
4674 | "10 Gbps" : | |
4675 | (link_speed == IXGBE_LINK_SPEED_1GB_FULL ? | |
4676 | "1 Gbps" : "unknown speed")), | |
e8e26350 PW |
4677 | ((flow_rx && flow_tx) ? "RX/TX" : |
4678 | (flow_rx ? "RX" : | |
4679 | (flow_tx ? "TX" : "None")))); | |
9a799d71 AK |
4680 | |
4681 | netif_carrier_on(netdev); | |
9a799d71 AK |
4682 | } else { |
4683 | /* Force detection of hung controller */ | |
4684 | adapter->detect_tx_hung = true; | |
4685 | } | |
4686 | } else { | |
cf8280ee JB |
4687 | adapter->link_up = false; |
4688 | adapter->link_speed = 0; | |
9a799d71 | 4689 | if (netif_carrier_ok(netdev)) { |
a46e534b JK |
4690 | printk(KERN_INFO "ixgbe: %s NIC Link is Down\n", |
4691 | netdev->name); | |
9a799d71 | 4692 | netif_carrier_off(netdev); |
9a799d71 AK |
4693 | } |
4694 | } | |
4695 | ||
bc59fcda NS |
4696 | if (!netif_carrier_ok(netdev)) { |
4697 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
4698 | tx_ring = &adapter->tx_ring[i]; | |
4699 | if (tx_ring->next_to_use != tx_ring->next_to_clean) { | |
4700 | some_tx_pending = 1; | |
4701 | break; | |
4702 | } | |
4703 | } | |
4704 | ||
4705 | if (some_tx_pending) { | |
4706 | /* We've lost link, so the controller stops DMA, | |
4707 | * but we've got queued Tx work that's never going | |
4708 | * to get done, so reset controller to flush Tx. | |
4709 | * (Do the reset outside of interrupt context). | |
4710 | */ | |
4711 | schedule_work(&adapter->reset_task); | |
4712 | } | |
4713 | } | |
4714 | ||
9a799d71 | 4715 | ixgbe_update_stats(adapter); |
cf8280ee | 4716 | adapter->flags &= ~IXGBE_FLAG_IN_WATCHDOG_TASK; |
9a799d71 AK |
4717 | } |
4718 | ||
9a799d71 | 4719 | static int ixgbe_tso(struct ixgbe_adapter *adapter, |
b4617240 PW |
4720 | struct ixgbe_ring *tx_ring, struct sk_buff *skb, |
4721 | u32 tx_flags, u8 *hdr_len) | |
9a799d71 AK |
4722 | { |
4723 | struct ixgbe_adv_tx_context_desc *context_desc; | |
4724 | unsigned int i; | |
4725 | int err; | |
4726 | struct ixgbe_tx_buffer *tx_buffer_info; | |
9f8cdf4f JB |
4727 | u32 vlan_macip_lens = 0, type_tucmd_mlhl; |
4728 | u32 mss_l4len_idx, l4len; | |
9a799d71 AK |
4729 | |
4730 | if (skb_is_gso(skb)) { | |
4731 | if (skb_header_cloned(skb)) { | |
4732 | err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC); | |
4733 | if (err) | |
4734 | return err; | |
4735 | } | |
4736 | l4len = tcp_hdrlen(skb); | |
4737 | *hdr_len += l4len; | |
4738 | ||
8327d000 | 4739 | if (skb->protocol == htons(ETH_P_IP)) { |
9a799d71 AK |
4740 | struct iphdr *iph = ip_hdr(skb); |
4741 | iph->tot_len = 0; | |
4742 | iph->check = 0; | |
4743 | tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr, | |
b4617240 PW |
4744 | iph->daddr, 0, |
4745 | IPPROTO_TCP, | |
4746 | 0); | |
9a799d71 AK |
4747 | adapter->hw_tso_ctxt++; |
4748 | } else if (skb_shinfo(skb)->gso_type == SKB_GSO_TCPV6) { | |
4749 | ipv6_hdr(skb)->payload_len = 0; | |
4750 | tcp_hdr(skb)->check = | |
4751 | ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr, | |
b4617240 PW |
4752 | &ipv6_hdr(skb)->daddr, |
4753 | 0, IPPROTO_TCP, 0); | |
9a799d71 AK |
4754 | adapter->hw_tso6_ctxt++; |
4755 | } | |
4756 | ||
4757 | i = tx_ring->next_to_use; | |
4758 | ||
4759 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
4760 | context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i); | |
4761 | ||
4762 | /* VLAN MACLEN IPLEN */ | |
4763 | if (tx_flags & IXGBE_TX_FLAGS_VLAN) | |
4764 | vlan_macip_lens |= | |
4765 | (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK); | |
4766 | vlan_macip_lens |= ((skb_network_offset(skb)) << | |
b4617240 | 4767 | IXGBE_ADVTXD_MACLEN_SHIFT); |
9a799d71 AK |
4768 | *hdr_len += skb_network_offset(skb); |
4769 | vlan_macip_lens |= | |
4770 | (skb_transport_header(skb) - skb_network_header(skb)); | |
4771 | *hdr_len += | |
4772 | (skb_transport_header(skb) - skb_network_header(skb)); | |
4773 | context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens); | |
4774 | context_desc->seqnum_seed = 0; | |
4775 | ||
4776 | /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */ | |
9f8cdf4f | 4777 | type_tucmd_mlhl = (IXGBE_TXD_CMD_DEXT | |
b4617240 | 4778 | IXGBE_ADVTXD_DTYP_CTXT); |
9a799d71 | 4779 | |
8327d000 | 4780 | if (skb->protocol == htons(ETH_P_IP)) |
9a799d71 AK |
4781 | type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4; |
4782 | type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_L4T_TCP; | |
4783 | context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl); | |
4784 | ||
4785 | /* MSS L4LEN IDX */ | |
9f8cdf4f | 4786 | mss_l4len_idx = |
9a799d71 AK |
4787 | (skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT); |
4788 | mss_l4len_idx |= (l4len << IXGBE_ADVTXD_L4LEN_SHIFT); | |
4eeae6fd PW |
4789 | /* use index 1 for TSO */ |
4790 | mss_l4len_idx |= (1 << IXGBE_ADVTXD_IDX_SHIFT); | |
9a799d71 AK |
4791 | context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx); |
4792 | ||
4793 | tx_buffer_info->time_stamp = jiffies; | |
4794 | tx_buffer_info->next_to_watch = i; | |
4795 | ||
4796 | i++; | |
4797 | if (i == tx_ring->count) | |
4798 | i = 0; | |
4799 | tx_ring->next_to_use = i; | |
4800 | ||
4801 | return true; | |
4802 | } | |
4803 | return false; | |
4804 | } | |
4805 | ||
4806 | static bool ixgbe_tx_csum(struct ixgbe_adapter *adapter, | |
b4617240 PW |
4807 | struct ixgbe_ring *tx_ring, |
4808 | struct sk_buff *skb, u32 tx_flags) | |
9a799d71 AK |
4809 | { |
4810 | struct ixgbe_adv_tx_context_desc *context_desc; | |
4811 | unsigned int i; | |
4812 | struct ixgbe_tx_buffer *tx_buffer_info; | |
4813 | u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0; | |
4814 | ||
4815 | if (skb->ip_summed == CHECKSUM_PARTIAL || | |
4816 | (tx_flags & IXGBE_TX_FLAGS_VLAN)) { | |
4817 | i = tx_ring->next_to_use; | |
4818 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
4819 | context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i); | |
4820 | ||
4821 | if (tx_flags & IXGBE_TX_FLAGS_VLAN) | |
4822 | vlan_macip_lens |= | |
4823 | (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK); | |
4824 | vlan_macip_lens |= (skb_network_offset(skb) << | |
b4617240 | 4825 | IXGBE_ADVTXD_MACLEN_SHIFT); |
9a799d71 AK |
4826 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
4827 | vlan_macip_lens |= (skb_transport_header(skb) - | |
b4617240 | 4828 | skb_network_header(skb)); |
9a799d71 AK |
4829 | |
4830 | context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens); | |
4831 | context_desc->seqnum_seed = 0; | |
4832 | ||
4833 | type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT | | |
b4617240 | 4834 | IXGBE_ADVTXD_DTYP_CTXT); |
9a799d71 AK |
4835 | |
4836 | if (skb->ip_summed == CHECKSUM_PARTIAL) { | |
41825d71 | 4837 | switch (skb->protocol) { |
09640e63 | 4838 | case cpu_to_be16(ETH_P_IP): |
9a799d71 | 4839 | type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4; |
41825d71 AK |
4840 | if (ip_hdr(skb)->protocol == IPPROTO_TCP) |
4841 | type_tucmd_mlhl |= | |
b4617240 | 4842 | IXGBE_ADVTXD_TUCMD_L4T_TCP; |
45a5ead0 JB |
4843 | else if (ip_hdr(skb)->protocol == IPPROTO_SCTP) |
4844 | type_tucmd_mlhl |= | |
4845 | IXGBE_ADVTXD_TUCMD_L4T_SCTP; | |
41825d71 | 4846 | break; |
09640e63 | 4847 | case cpu_to_be16(ETH_P_IPV6): |
41825d71 AK |
4848 | /* XXX what about other V6 headers?? */ |
4849 | if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP) | |
4850 | type_tucmd_mlhl |= | |
b4617240 | 4851 | IXGBE_ADVTXD_TUCMD_L4T_TCP; |
45a5ead0 JB |
4852 | else if (ipv6_hdr(skb)->nexthdr == IPPROTO_SCTP) |
4853 | type_tucmd_mlhl |= | |
4854 | IXGBE_ADVTXD_TUCMD_L4T_SCTP; | |
41825d71 | 4855 | break; |
41825d71 AK |
4856 | default: |
4857 | if (unlikely(net_ratelimit())) { | |
4858 | DPRINTK(PROBE, WARNING, | |
4859 | "partial checksum but proto=%x!\n", | |
4860 | skb->protocol); | |
4861 | } | |
4862 | break; | |
4863 | } | |
9a799d71 AK |
4864 | } |
4865 | ||
4866 | context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl); | |
4eeae6fd | 4867 | /* use index zero for tx checksum offload */ |
9a799d71 AK |
4868 | context_desc->mss_l4len_idx = 0; |
4869 | ||
4870 | tx_buffer_info->time_stamp = jiffies; | |
4871 | tx_buffer_info->next_to_watch = i; | |
9f8cdf4f | 4872 | |
9a799d71 AK |
4873 | adapter->hw_csum_tx_good++; |
4874 | i++; | |
4875 | if (i == tx_ring->count) | |
4876 | i = 0; | |
4877 | tx_ring->next_to_use = i; | |
4878 | ||
4879 | return true; | |
4880 | } | |
9f8cdf4f | 4881 | |
9a799d71 AK |
4882 | return false; |
4883 | } | |
4884 | ||
4885 | static int ixgbe_tx_map(struct ixgbe_adapter *adapter, | |
b4617240 | 4886 | struct ixgbe_ring *tx_ring, |
eacd73f7 YZ |
4887 | struct sk_buff *skb, u32 tx_flags, |
4888 | unsigned int first) | |
9a799d71 AK |
4889 | { |
4890 | struct ixgbe_tx_buffer *tx_buffer_info; | |
eacd73f7 YZ |
4891 | unsigned int len; |
4892 | unsigned int total = skb->len; | |
9a799d71 AK |
4893 | unsigned int offset = 0, size, count = 0, i; |
4894 | unsigned int nr_frags = skb_shinfo(skb)->nr_frags; | |
4895 | unsigned int f; | |
44df32c5 | 4896 | dma_addr_t *map; |
9a799d71 AK |
4897 | |
4898 | i = tx_ring->next_to_use; | |
4899 | ||
44df32c5 AD |
4900 | if (skb_dma_map(&adapter->pdev->dev, skb, DMA_TO_DEVICE)) { |
4901 | dev_err(&adapter->pdev->dev, "TX DMA map failed\n"); | |
4902 | return 0; | |
4903 | } | |
4904 | ||
4905 | map = skb_shinfo(skb)->dma_maps; | |
4906 | ||
eacd73f7 YZ |
4907 | if (tx_flags & IXGBE_TX_FLAGS_FCOE) |
4908 | /* excluding fcoe_crc_eof for FCoE */ | |
4909 | total -= sizeof(struct fcoe_crc_eof); | |
4910 | ||
4911 | len = min(skb_headlen(skb), total); | |
9a799d71 AK |
4912 | while (len) { |
4913 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
4914 | size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD); | |
4915 | ||
4916 | tx_buffer_info->length = size; | |
042a53a9 | 4917 | tx_buffer_info->dma = skb_shinfo(skb)->dma_head + offset; |
9a799d71 AK |
4918 | tx_buffer_info->time_stamp = jiffies; |
4919 | tx_buffer_info->next_to_watch = i; | |
4920 | ||
4921 | len -= size; | |
eacd73f7 | 4922 | total -= size; |
9a799d71 AK |
4923 | offset += size; |
4924 | count++; | |
44df32c5 AD |
4925 | |
4926 | if (len) { | |
4927 | i++; | |
4928 | if (i == tx_ring->count) | |
4929 | i = 0; | |
4930 | } | |
9a799d71 AK |
4931 | } |
4932 | ||
4933 | for (f = 0; f < nr_frags; f++) { | |
4934 | struct skb_frag_struct *frag; | |
4935 | ||
4936 | frag = &skb_shinfo(skb)->frags[f]; | |
eacd73f7 | 4937 | len = min((unsigned int)frag->size, total); |
44df32c5 | 4938 | offset = 0; |
9a799d71 AK |
4939 | |
4940 | while (len) { | |
44df32c5 AD |
4941 | i++; |
4942 | if (i == tx_ring->count) | |
4943 | i = 0; | |
4944 | ||
9a799d71 AK |
4945 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; |
4946 | size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD); | |
4947 | ||
4948 | tx_buffer_info->length = size; | |
042a53a9 | 4949 | tx_buffer_info->dma = map[f] + offset; |
9a799d71 AK |
4950 | tx_buffer_info->time_stamp = jiffies; |
4951 | tx_buffer_info->next_to_watch = i; | |
4952 | ||
4953 | len -= size; | |
eacd73f7 | 4954 | total -= size; |
9a799d71 AK |
4955 | offset += size; |
4956 | count++; | |
9a799d71 | 4957 | } |
eacd73f7 YZ |
4958 | if (total == 0) |
4959 | break; | |
9a799d71 | 4960 | } |
44df32c5 | 4961 | |
9a799d71 AK |
4962 | tx_ring->tx_buffer_info[i].skb = skb; |
4963 | tx_ring->tx_buffer_info[first].next_to_watch = i; | |
4964 | ||
4965 | return count; | |
4966 | } | |
4967 | ||
4968 | static void ixgbe_tx_queue(struct ixgbe_adapter *adapter, | |
b4617240 PW |
4969 | struct ixgbe_ring *tx_ring, |
4970 | int tx_flags, int count, u32 paylen, u8 hdr_len) | |
9a799d71 AK |
4971 | { |
4972 | union ixgbe_adv_tx_desc *tx_desc = NULL; | |
4973 | struct ixgbe_tx_buffer *tx_buffer_info; | |
4974 | u32 olinfo_status = 0, cmd_type_len = 0; | |
4975 | unsigned int i; | |
4976 | u32 txd_cmd = IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS | IXGBE_TXD_CMD_IFCS; | |
4977 | ||
4978 | cmd_type_len |= IXGBE_ADVTXD_DTYP_DATA; | |
4979 | ||
4980 | cmd_type_len |= IXGBE_ADVTXD_DCMD_IFCS | IXGBE_ADVTXD_DCMD_DEXT; | |
4981 | ||
4982 | if (tx_flags & IXGBE_TX_FLAGS_VLAN) | |
4983 | cmd_type_len |= IXGBE_ADVTXD_DCMD_VLE; | |
4984 | ||
4985 | if (tx_flags & IXGBE_TX_FLAGS_TSO) { | |
4986 | cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE; | |
4987 | ||
4988 | olinfo_status |= IXGBE_TXD_POPTS_TXSM << | |
b4617240 | 4989 | IXGBE_ADVTXD_POPTS_SHIFT; |
9a799d71 | 4990 | |
4eeae6fd PW |
4991 | /* use index 1 context for tso */ |
4992 | olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT); | |
9a799d71 AK |
4993 | if (tx_flags & IXGBE_TX_FLAGS_IPV4) |
4994 | olinfo_status |= IXGBE_TXD_POPTS_IXSM << | |
b4617240 | 4995 | IXGBE_ADVTXD_POPTS_SHIFT; |
9a799d71 AK |
4996 | |
4997 | } else if (tx_flags & IXGBE_TX_FLAGS_CSUM) | |
4998 | olinfo_status |= IXGBE_TXD_POPTS_TXSM << | |
b4617240 | 4999 | IXGBE_ADVTXD_POPTS_SHIFT; |
9a799d71 | 5000 | |
eacd73f7 YZ |
5001 | if (tx_flags & IXGBE_TX_FLAGS_FCOE) { |
5002 | olinfo_status |= IXGBE_ADVTXD_CC; | |
5003 | olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT); | |
5004 | if (tx_flags & IXGBE_TX_FLAGS_FSO) | |
5005 | cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE; | |
5006 | } | |
5007 | ||
9a799d71 AK |
5008 | olinfo_status |= ((paylen - hdr_len) << IXGBE_ADVTXD_PAYLEN_SHIFT); |
5009 | ||
5010 | i = tx_ring->next_to_use; | |
5011 | while (count--) { | |
5012 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
5013 | tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i); | |
5014 | tx_desc->read.buffer_addr = cpu_to_le64(tx_buffer_info->dma); | |
5015 | tx_desc->read.cmd_type_len = | |
b4617240 | 5016 | cpu_to_le32(cmd_type_len | tx_buffer_info->length); |
9a799d71 | 5017 | tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status); |
9a799d71 AK |
5018 | i++; |
5019 | if (i == tx_ring->count) | |
5020 | i = 0; | |
5021 | } | |
5022 | ||
5023 | tx_desc->read.cmd_type_len |= cpu_to_le32(txd_cmd); | |
5024 | ||
5025 | /* | |
5026 | * Force memory writes to complete before letting h/w | |
5027 | * know there are new descriptors to fetch. (Only | |
5028 | * applicable for weak-ordered memory model archs, | |
5029 | * such as IA-64). | |
5030 | */ | |
5031 | wmb(); | |
5032 | ||
5033 | tx_ring->next_to_use = i; | |
5034 | writel(i, adapter->hw.hw_addr + tx_ring->tail); | |
5035 | } | |
5036 | ||
c4cf55e5 PWJ |
5037 | static void ixgbe_atr(struct ixgbe_adapter *adapter, struct sk_buff *skb, |
5038 | int queue, u32 tx_flags) | |
5039 | { | |
5040 | /* Right now, we support IPv4 only */ | |
5041 | struct ixgbe_atr_input atr_input; | |
5042 | struct tcphdr *th; | |
5043 | struct udphdr *uh; | |
5044 | struct iphdr *iph = ip_hdr(skb); | |
5045 | struct ethhdr *eth = (struct ethhdr *)skb->data; | |
5046 | u16 vlan_id, src_port, dst_port, flex_bytes; | |
5047 | u32 src_ipv4_addr, dst_ipv4_addr; | |
5048 | u8 l4type = 0; | |
5049 | ||
5050 | /* check if we're UDP or TCP */ | |
5051 | if (iph->protocol == IPPROTO_TCP) { | |
5052 | th = tcp_hdr(skb); | |
5053 | src_port = th->source; | |
5054 | dst_port = th->dest; | |
5055 | l4type |= IXGBE_ATR_L4TYPE_TCP; | |
5056 | /* l4type IPv4 type is 0, no need to assign */ | |
5057 | } else if(iph->protocol == IPPROTO_UDP) { | |
5058 | uh = udp_hdr(skb); | |
5059 | src_port = uh->source; | |
5060 | dst_port = uh->dest; | |
5061 | l4type |= IXGBE_ATR_L4TYPE_UDP; | |
5062 | /* l4type IPv4 type is 0, no need to assign */ | |
5063 | } else { | |
5064 | /* Unsupported L4 header, just bail here */ | |
5065 | return; | |
5066 | } | |
5067 | ||
5068 | memset(&atr_input, 0, sizeof(struct ixgbe_atr_input)); | |
5069 | ||
5070 | vlan_id = (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK) >> | |
5071 | IXGBE_TX_FLAGS_VLAN_SHIFT; | |
5072 | src_ipv4_addr = iph->saddr; | |
5073 | dst_ipv4_addr = iph->daddr; | |
5074 | flex_bytes = eth->h_proto; | |
5075 | ||
5076 | ixgbe_atr_set_vlan_id_82599(&atr_input, vlan_id); | |
5077 | ixgbe_atr_set_src_port_82599(&atr_input, dst_port); | |
5078 | ixgbe_atr_set_dst_port_82599(&atr_input, src_port); | |
5079 | ixgbe_atr_set_flex_byte_82599(&atr_input, flex_bytes); | |
5080 | ixgbe_atr_set_l4type_82599(&atr_input, l4type); | |
5081 | /* src and dst are inverted, think how the receiver sees them */ | |
5082 | ixgbe_atr_set_src_ipv4_82599(&atr_input, dst_ipv4_addr); | |
5083 | ixgbe_atr_set_dst_ipv4_82599(&atr_input, src_ipv4_addr); | |
5084 | ||
5085 | /* This assumes the Rx queue and Tx queue are bound to the same CPU */ | |
5086 | ixgbe_fdir_add_signature_filter_82599(&adapter->hw, &atr_input, queue); | |
5087 | } | |
5088 | ||
e092be60 | 5089 | static int __ixgbe_maybe_stop_tx(struct net_device *netdev, |
b4617240 | 5090 | struct ixgbe_ring *tx_ring, int size) |
e092be60 AV |
5091 | { |
5092 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5093 | ||
30eba97a | 5094 | netif_stop_subqueue(netdev, tx_ring->queue_index); |
e092be60 AV |
5095 | /* Herbert's original patch had: |
5096 | * smp_mb__after_netif_stop_queue(); | |
5097 | * but since that doesn't exist yet, just open code it. */ | |
5098 | smp_mb(); | |
5099 | ||
5100 | /* We need to check again in a case another CPU has just | |
5101 | * made room available. */ | |
5102 | if (likely(IXGBE_DESC_UNUSED(tx_ring) < size)) | |
5103 | return -EBUSY; | |
5104 | ||
5105 | /* A reprieve! - use start_queue because it doesn't call schedule */ | |
af72166f | 5106 | netif_start_subqueue(netdev, tx_ring->queue_index); |
e092be60 AV |
5107 | ++adapter->restart_queue; |
5108 | return 0; | |
5109 | } | |
5110 | ||
5111 | static int ixgbe_maybe_stop_tx(struct net_device *netdev, | |
b4617240 | 5112 | struct ixgbe_ring *tx_ring, int size) |
e092be60 AV |
5113 | { |
5114 | if (likely(IXGBE_DESC_UNUSED(tx_ring) >= size)) | |
5115 | return 0; | |
5116 | return __ixgbe_maybe_stop_tx(netdev, tx_ring, size); | |
5117 | } | |
5118 | ||
09a3b1f8 SH |
5119 | static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb) |
5120 | { | |
5121 | struct ixgbe_adapter *adapter = netdev_priv(dev); | |
5122 | ||
c4cf55e5 PWJ |
5123 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) |
5124 | return smp_processor_id(); | |
5125 | ||
09a3b1f8 SH |
5126 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) |
5127 | return 0; /* All traffic should default to class 0 */ | |
5128 | ||
5129 | return skb_tx_hash(dev, skb); | |
5130 | } | |
5131 | ||
9a799d71 AK |
5132 | static int ixgbe_xmit_frame(struct sk_buff *skb, struct net_device *netdev) |
5133 | { | |
5134 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5135 | struct ixgbe_ring *tx_ring; | |
9a799d71 AK |
5136 | unsigned int first; |
5137 | unsigned int tx_flags = 0; | |
30eba97a AV |
5138 | u8 hdr_len = 0; |
5139 | int r_idx = 0, tso; | |
9a799d71 AK |
5140 | int count = 0; |
5141 | unsigned int f; | |
9f8cdf4f | 5142 | |
9f8cdf4f JB |
5143 | if (adapter->vlgrp && vlan_tx_tag_present(skb)) { |
5144 | tx_flags |= vlan_tx_tag_get(skb); | |
2f90b865 AD |
5145 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { |
5146 | tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK; | |
5147 | tx_flags |= (skb->queue_mapping << 13); | |
5148 | } | |
5149 | tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT; | |
5150 | tx_flags |= IXGBE_TX_FLAGS_VLAN; | |
5151 | } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { | |
60127865 LL |
5152 | if (skb->priority != TC_PRIO_CONTROL) { |
5153 | tx_flags |= (skb->queue_mapping << 13); | |
5154 | tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT; | |
5155 | tx_flags |= IXGBE_TX_FLAGS_VLAN; | |
5156 | } else { | |
5157 | skb->queue_mapping = | |
5158 | adapter->ring_feature[RING_F_DCB].indices-1; | |
5159 | } | |
9a799d71 | 5160 | } |
eacd73f7 | 5161 | |
60127865 LL |
5162 | r_idx = skb->queue_mapping; |
5163 | tx_ring = &adapter->tx_ring[r_idx]; | |
5164 | ||
eacd73f7 YZ |
5165 | if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) && |
5166 | (skb->protocol == htons(ETH_P_FCOE))) | |
5167 | tx_flags |= IXGBE_TX_FLAGS_FCOE; | |
5168 | ||
5169 | /* four things can cause us to need a context descriptor */ | |
9f8cdf4f JB |
5170 | if (skb_is_gso(skb) || |
5171 | (skb->ip_summed == CHECKSUM_PARTIAL) || | |
eacd73f7 YZ |
5172 | (tx_flags & IXGBE_TX_FLAGS_VLAN) || |
5173 | (tx_flags & IXGBE_TX_FLAGS_FCOE)) | |
9a799d71 AK |
5174 | count++; |
5175 | ||
9f8cdf4f JB |
5176 | count += TXD_USE_COUNT(skb_headlen(skb)); |
5177 | for (f = 0; f < skb_shinfo(skb)->nr_frags; f++) | |
9a799d71 AK |
5178 | count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size); |
5179 | ||
e092be60 | 5180 | if (ixgbe_maybe_stop_tx(netdev, tx_ring, count)) { |
9a799d71 | 5181 | adapter->tx_busy++; |
9a799d71 AK |
5182 | return NETDEV_TX_BUSY; |
5183 | } | |
9a799d71 | 5184 | |
9a799d71 | 5185 | first = tx_ring->next_to_use; |
eacd73f7 YZ |
5186 | if (tx_flags & IXGBE_TX_FLAGS_FCOE) { |
5187 | #ifdef IXGBE_FCOE | |
5188 | /* setup tx offload for FCoE */ | |
5189 | tso = ixgbe_fso(adapter, tx_ring, skb, tx_flags, &hdr_len); | |
5190 | if (tso < 0) { | |
5191 | dev_kfree_skb_any(skb); | |
5192 | return NETDEV_TX_OK; | |
5193 | } | |
5194 | if (tso) | |
5195 | tx_flags |= IXGBE_TX_FLAGS_FSO; | |
5196 | #endif /* IXGBE_FCOE */ | |
5197 | } else { | |
5198 | if (skb->protocol == htons(ETH_P_IP)) | |
5199 | tx_flags |= IXGBE_TX_FLAGS_IPV4; | |
5200 | tso = ixgbe_tso(adapter, tx_ring, skb, tx_flags, &hdr_len); | |
5201 | if (tso < 0) { | |
5202 | dev_kfree_skb_any(skb); | |
5203 | return NETDEV_TX_OK; | |
5204 | } | |
9a799d71 | 5205 | |
eacd73f7 YZ |
5206 | if (tso) |
5207 | tx_flags |= IXGBE_TX_FLAGS_TSO; | |
5208 | else if (ixgbe_tx_csum(adapter, tx_ring, skb, tx_flags) && | |
5209 | (skb->ip_summed == CHECKSUM_PARTIAL)) | |
5210 | tx_flags |= IXGBE_TX_FLAGS_CSUM; | |
5211 | } | |
9a799d71 | 5212 | |
eacd73f7 | 5213 | count = ixgbe_tx_map(adapter, tx_ring, skb, tx_flags, first); |
44df32c5 | 5214 | if (count) { |
c4cf55e5 PWJ |
5215 | /* add the ATR filter if ATR is on */ |
5216 | if (tx_ring->atr_sample_rate) { | |
5217 | ++tx_ring->atr_count; | |
5218 | if ((tx_ring->atr_count >= tx_ring->atr_sample_rate) && | |
5219 | test_bit(__IXGBE_FDIR_INIT_DONE, | |
5220 | &tx_ring->reinit_state)) { | |
5221 | ixgbe_atr(adapter, skb, tx_ring->queue_index, | |
5222 | tx_flags); | |
5223 | tx_ring->atr_count = 0; | |
5224 | } | |
5225 | } | |
44df32c5 AD |
5226 | ixgbe_tx_queue(adapter, tx_ring, tx_flags, count, skb->len, |
5227 | hdr_len); | |
44df32c5 | 5228 | ixgbe_maybe_stop_tx(netdev, tx_ring, DESC_NEEDED); |
9a799d71 | 5229 | |
44df32c5 AD |
5230 | } else { |
5231 | dev_kfree_skb_any(skb); | |
5232 | tx_ring->tx_buffer_info[first].time_stamp = 0; | |
5233 | tx_ring->next_to_use = first; | |
5234 | } | |
9a799d71 AK |
5235 | |
5236 | return NETDEV_TX_OK; | |
5237 | } | |
5238 | ||
5239 | /** | |
5240 | * ixgbe_get_stats - Get System Network Statistics | |
5241 | * @netdev: network interface device structure | |
5242 | * | |
5243 | * Returns the address of the device statistics structure. | |
5244 | * The statistics are actually updated from the timer callback. | |
5245 | **/ | |
5246 | static struct net_device_stats *ixgbe_get_stats(struct net_device *netdev) | |
5247 | { | |
5248 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5249 | ||
5250 | /* only return the current stats */ | |
5251 | return &adapter->net_stats; | |
5252 | } | |
5253 | ||
5254 | /** | |
5255 | * ixgbe_set_mac - Change the Ethernet Address of the NIC | |
5256 | * @netdev: network interface device structure | |
5257 | * @p: pointer to an address structure | |
5258 | * | |
5259 | * Returns 0 on success, negative on failure | |
5260 | **/ | |
5261 | static int ixgbe_set_mac(struct net_device *netdev, void *p) | |
5262 | { | |
5263 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
b4617240 | 5264 | struct ixgbe_hw *hw = &adapter->hw; |
9a799d71 AK |
5265 | struct sockaddr *addr = p; |
5266 | ||
5267 | if (!is_valid_ether_addr(addr->sa_data)) | |
5268 | return -EADDRNOTAVAIL; | |
5269 | ||
5270 | memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len); | |
b4617240 | 5271 | memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len); |
9a799d71 | 5272 | |
b4617240 | 5273 | hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV); |
9a799d71 AK |
5274 | |
5275 | return 0; | |
5276 | } | |
5277 | ||
6b73e10d BH |
5278 | static int |
5279 | ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr) | |
5280 | { | |
5281 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5282 | struct ixgbe_hw *hw = &adapter->hw; | |
5283 | u16 value; | |
5284 | int rc; | |
5285 | ||
5286 | if (prtad != hw->phy.mdio.prtad) | |
5287 | return -EINVAL; | |
5288 | rc = hw->phy.ops.read_reg(hw, addr, devad, &value); | |
5289 | if (!rc) | |
5290 | rc = value; | |
5291 | return rc; | |
5292 | } | |
5293 | ||
5294 | static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad, | |
5295 | u16 addr, u16 value) | |
5296 | { | |
5297 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5298 | struct ixgbe_hw *hw = &adapter->hw; | |
5299 | ||
5300 | if (prtad != hw->phy.mdio.prtad) | |
5301 | return -EINVAL; | |
5302 | return hw->phy.ops.write_reg(hw, addr, devad, value); | |
5303 | } | |
5304 | ||
5305 | static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd) | |
5306 | { | |
5307 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5308 | ||
5309 | return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd); | |
5310 | } | |
5311 | ||
0365e6e4 PW |
5312 | /** |
5313 | * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding | |
31278e71 | 5314 | * netdev->dev_addrs |
0365e6e4 PW |
5315 | * @netdev: network interface device structure |
5316 | * | |
5317 | * Returns non-zero on failure | |
5318 | **/ | |
5319 | static int ixgbe_add_sanmac_netdev(struct net_device *dev) | |
5320 | { | |
5321 | int err = 0; | |
5322 | struct ixgbe_adapter *adapter = netdev_priv(dev); | |
5323 | struct ixgbe_mac_info *mac = &adapter->hw.mac; | |
5324 | ||
5325 | if (is_valid_ether_addr(mac->san_addr)) { | |
5326 | rtnl_lock(); | |
5327 | err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN); | |
5328 | rtnl_unlock(); | |
5329 | } | |
5330 | return err; | |
5331 | } | |
5332 | ||
5333 | /** | |
5334 | * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding | |
31278e71 | 5335 | * netdev->dev_addrs |
0365e6e4 PW |
5336 | * @netdev: network interface device structure |
5337 | * | |
5338 | * Returns non-zero on failure | |
5339 | **/ | |
5340 | static int ixgbe_del_sanmac_netdev(struct net_device *dev) | |
5341 | { | |
5342 | int err = 0; | |
5343 | struct ixgbe_adapter *adapter = netdev_priv(dev); | |
5344 | struct ixgbe_mac_info *mac = &adapter->hw.mac; | |
5345 | ||
5346 | if (is_valid_ether_addr(mac->san_addr)) { | |
5347 | rtnl_lock(); | |
5348 | err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN); | |
5349 | rtnl_unlock(); | |
5350 | } | |
5351 | return err; | |
5352 | } | |
5353 | ||
9a799d71 AK |
5354 | #ifdef CONFIG_NET_POLL_CONTROLLER |
5355 | /* | |
5356 | * Polling 'interrupt' - used by things like netconsole to send skbs | |
5357 | * without having to re-enable interrupts. It's not called while | |
5358 | * the interrupt routine is executing. | |
5359 | */ | |
5360 | static void ixgbe_netpoll(struct net_device *netdev) | |
5361 | { | |
5362 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
8f9a7167 | 5363 | int i; |
9a799d71 | 5364 | |
9a799d71 | 5365 | adapter->flags |= IXGBE_FLAG_IN_NETPOLL; |
8f9a7167 PWJ |
5366 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
5367 | int num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
5368 | for (i = 0; i < num_q_vectors; i++) { | |
5369 | struct ixgbe_q_vector *q_vector = adapter->q_vector[i]; | |
5370 | ixgbe_msix_clean_many(0, q_vector); | |
5371 | } | |
5372 | } else { | |
5373 | ixgbe_intr(adapter->pdev->irq, netdev); | |
5374 | } | |
9a799d71 | 5375 | adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL; |
9a799d71 AK |
5376 | } |
5377 | #endif | |
5378 | ||
0edc3527 SH |
5379 | static const struct net_device_ops ixgbe_netdev_ops = { |
5380 | .ndo_open = ixgbe_open, | |
5381 | .ndo_stop = ixgbe_close, | |
00829823 | 5382 | .ndo_start_xmit = ixgbe_xmit_frame, |
09a3b1f8 | 5383 | .ndo_select_queue = ixgbe_select_queue, |
0edc3527 | 5384 | .ndo_get_stats = ixgbe_get_stats, |
e90d400c | 5385 | .ndo_set_rx_mode = ixgbe_set_rx_mode, |
0edc3527 SH |
5386 | .ndo_set_multicast_list = ixgbe_set_rx_mode, |
5387 | .ndo_validate_addr = eth_validate_addr, | |
5388 | .ndo_set_mac_address = ixgbe_set_mac, | |
5389 | .ndo_change_mtu = ixgbe_change_mtu, | |
5390 | .ndo_tx_timeout = ixgbe_tx_timeout, | |
5391 | .ndo_vlan_rx_register = ixgbe_vlan_rx_register, | |
5392 | .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid, | |
5393 | .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid, | |
6b73e10d | 5394 | .ndo_do_ioctl = ixgbe_ioctl, |
0edc3527 SH |
5395 | #ifdef CONFIG_NET_POLL_CONTROLLER |
5396 | .ndo_poll_controller = ixgbe_netpoll, | |
5397 | #endif | |
332d4a7d YZ |
5398 | #ifdef IXGBE_FCOE |
5399 | .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get, | |
5400 | .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put, | |
5401 | #endif /* IXGBE_FCOE */ | |
0edc3527 SH |
5402 | }; |
5403 | ||
9a799d71 AK |
5404 | /** |
5405 | * ixgbe_probe - Device Initialization Routine | |
5406 | * @pdev: PCI device information struct | |
5407 | * @ent: entry in ixgbe_pci_tbl | |
5408 | * | |
5409 | * Returns 0 on success, negative on failure | |
5410 | * | |
5411 | * ixgbe_probe initializes an adapter identified by a pci_dev structure. | |
5412 | * The OS initialization, configuring of the adapter private structure, | |
5413 | * and a hardware reset occur. | |
5414 | **/ | |
5415 | static int __devinit ixgbe_probe(struct pci_dev *pdev, | |
b4617240 | 5416 | const struct pci_device_id *ent) |
9a799d71 AK |
5417 | { |
5418 | struct net_device *netdev; | |
5419 | struct ixgbe_adapter *adapter = NULL; | |
5420 | struct ixgbe_hw *hw; | |
5421 | const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data]; | |
9a799d71 AK |
5422 | static int cards_found; |
5423 | int i, err, pci_using_dac; | |
eacd73f7 YZ |
5424 | #ifdef IXGBE_FCOE |
5425 | u16 device_caps; | |
5426 | #endif | |
c44ade9e | 5427 | u32 part_num, eec; |
9a799d71 | 5428 | |
9ce77666 | 5429 | err = pci_enable_device_mem(pdev); |
9a799d71 AK |
5430 | if (err) |
5431 | return err; | |
5432 | ||
6a35528a YH |
5433 | if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && |
5434 | !pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64))) { | |
9a799d71 AK |
5435 | pci_using_dac = 1; |
5436 | } else { | |
284901a9 | 5437 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
9a799d71 | 5438 | if (err) { |
284901a9 | 5439 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
9a799d71 | 5440 | if (err) { |
b4617240 PW |
5441 | dev_err(&pdev->dev, "No usable DMA " |
5442 | "configuration, aborting\n"); | |
9a799d71 AK |
5443 | goto err_dma; |
5444 | } | |
5445 | } | |
5446 | pci_using_dac = 0; | |
5447 | } | |
5448 | ||
9ce77666 | 5449 | err = pci_request_selected_regions(pdev, pci_select_bars(pdev, |
5450 | IORESOURCE_MEM), ixgbe_driver_name); | |
9a799d71 | 5451 | if (err) { |
9ce77666 | 5452 | dev_err(&pdev->dev, |
5453 | "pci_request_selected_regions failed 0x%x\n", err); | |
9a799d71 AK |
5454 | goto err_pci_reg; |
5455 | } | |
5456 | ||
6fabd715 PWJ |
5457 | err = pci_enable_pcie_error_reporting(pdev); |
5458 | if (err) { | |
5459 | dev_err(&pdev->dev, "pci_enable_pcie_error_reporting failed " | |
5460 | "0x%x\n", err); | |
5461 | /* non-fatal, continue */ | |
5462 | } | |
5463 | ||
9a799d71 | 5464 | pci_set_master(pdev); |
fb3b27bc | 5465 | pci_save_state(pdev); |
9a799d71 | 5466 | |
30eba97a | 5467 | netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), MAX_TX_QUEUES); |
9a799d71 AK |
5468 | if (!netdev) { |
5469 | err = -ENOMEM; | |
5470 | goto err_alloc_etherdev; | |
5471 | } | |
5472 | ||
9a799d71 AK |
5473 | SET_NETDEV_DEV(netdev, &pdev->dev); |
5474 | ||
5475 | pci_set_drvdata(pdev, netdev); | |
5476 | adapter = netdev_priv(netdev); | |
5477 | ||
5478 | adapter->netdev = netdev; | |
5479 | adapter->pdev = pdev; | |
5480 | hw = &adapter->hw; | |
5481 | hw->back = adapter; | |
5482 | adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1; | |
5483 | ||
05857980 JK |
5484 | hw->hw_addr = ioremap(pci_resource_start(pdev, 0), |
5485 | pci_resource_len(pdev, 0)); | |
9a799d71 AK |
5486 | if (!hw->hw_addr) { |
5487 | err = -EIO; | |
5488 | goto err_ioremap; | |
5489 | } | |
5490 | ||
5491 | for (i = 1; i <= 5; i++) { | |
5492 | if (pci_resource_len(pdev, i) == 0) | |
5493 | continue; | |
5494 | } | |
5495 | ||
0edc3527 | 5496 | netdev->netdev_ops = &ixgbe_netdev_ops; |
9a799d71 | 5497 | ixgbe_set_ethtool_ops(netdev); |
9a799d71 | 5498 | netdev->watchdog_timeo = 5 * HZ; |
9a799d71 AK |
5499 | strcpy(netdev->name, pci_name(pdev)); |
5500 | ||
9a799d71 AK |
5501 | adapter->bd_number = cards_found; |
5502 | ||
9a799d71 AK |
5503 | /* Setup hw api */ |
5504 | memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops)); | |
021230d4 | 5505 | hw->mac.type = ii->mac; |
9a799d71 | 5506 | |
c44ade9e JB |
5507 | /* EEPROM */ |
5508 | memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops)); | |
5509 | eec = IXGBE_READ_REG(hw, IXGBE_EEC); | |
5510 | /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */ | |
5511 | if (!(eec & (1 << 8))) | |
5512 | hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic; | |
5513 | ||
5514 | /* PHY */ | |
5515 | memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops)); | |
c4900be0 | 5516 | hw->phy.sfp_type = ixgbe_sfp_type_unknown; |
6b73e10d BH |
5517 | /* ixgbe_identify_phy_generic will set prtad and mmds properly */ |
5518 | hw->phy.mdio.prtad = MDIO_PRTAD_NONE; | |
5519 | hw->phy.mdio.mmds = 0; | |
5520 | hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22; | |
5521 | hw->phy.mdio.dev = netdev; | |
5522 | hw->phy.mdio.mdio_read = ixgbe_mdio_read; | |
5523 | hw->phy.mdio.mdio_write = ixgbe_mdio_write; | |
c4900be0 DS |
5524 | |
5525 | /* set up this timer and work struct before calling get_invariants | |
5526 | * which might start the timer | |
5527 | */ | |
5528 | init_timer(&adapter->sfp_timer); | |
5529 | adapter->sfp_timer.function = &ixgbe_sfp_timer; | |
5530 | adapter->sfp_timer.data = (unsigned long) adapter; | |
5531 | ||
5532 | INIT_WORK(&adapter->sfp_task, ixgbe_sfp_task); | |
c44ade9e | 5533 | |
e8e26350 PW |
5534 | /* multispeed fiber has its own tasklet, called from GPI SDP1 context */ |
5535 | INIT_WORK(&adapter->multispeed_fiber_task, ixgbe_multispeed_fiber_task); | |
5536 | ||
5537 | /* a new SFP+ module arrival, called from GPI SDP2 context */ | |
5538 | INIT_WORK(&adapter->sfp_config_module_task, | |
5539 | ixgbe_sfp_config_module_task); | |
5540 | ||
8ca783ab | 5541 | ii->get_invariants(hw); |
9a799d71 AK |
5542 | |
5543 | /* setup the private structure */ | |
5544 | err = ixgbe_sw_init(adapter); | |
5545 | if (err) | |
5546 | goto err_sw_init; | |
5547 | ||
bf069c97 DS |
5548 | /* |
5549 | * If there is a fan on this device and it has failed log the | |
5550 | * failure. | |
5551 | */ | |
5552 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) { | |
5553 | u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP); | |
5554 | if (esdp & IXGBE_ESDP_SDP1) | |
5555 | DPRINTK(PROBE, CRIT, | |
5556 | "Fan has stopped, replace the adapter\n"); | |
5557 | } | |
5558 | ||
c44ade9e JB |
5559 | /* reset_hw fills in the perm_addr as well */ |
5560 | err = hw->mac.ops.reset_hw(hw); | |
8ca783ab DS |
5561 | if (err == IXGBE_ERR_SFP_NOT_PRESENT && |
5562 | hw->mac.type == ixgbe_mac_82598EB) { | |
5563 | /* | |
5564 | * Start a kernel thread to watch for a module to arrive. | |
5565 | * Only do this for 82598, since 82599 will generate | |
5566 | * interrupts on module arrival. | |
5567 | */ | |
5568 | set_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state); | |
5569 | mod_timer(&adapter->sfp_timer, | |
5570 | round_jiffies(jiffies + (2 * HZ))); | |
5571 | err = 0; | |
5572 | } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) { | |
88d2b81f DS |
5573 | dev_err(&adapter->pdev->dev, "failed to initialize because " |
5574 | "an unsupported SFP+ module type was detected.\n" | |
5575 | "Reload the driver after installing a supported " | |
5576 | "module.\n"); | |
04f165ef PW |
5577 | goto err_sw_init; |
5578 | } else if (err) { | |
c44ade9e JB |
5579 | dev_err(&adapter->pdev->dev, "HW Init failed: %d\n", err); |
5580 | goto err_sw_init; | |
5581 | } | |
5582 | ||
9a799d71 | 5583 | netdev->features = NETIF_F_SG | |
b4617240 PW |
5584 | NETIF_F_IP_CSUM | |
5585 | NETIF_F_HW_VLAN_TX | | |
5586 | NETIF_F_HW_VLAN_RX | | |
5587 | NETIF_F_HW_VLAN_FILTER; | |
9a799d71 | 5588 | |
e9990a9c | 5589 | netdev->features |= NETIF_F_IPV6_CSUM; |
9a799d71 | 5590 | netdev->features |= NETIF_F_TSO; |
9a799d71 | 5591 | netdev->features |= NETIF_F_TSO6; |
78b6f4ce | 5592 | netdev->features |= NETIF_F_GRO; |
ad31c402 | 5593 | |
45a5ead0 JB |
5594 | if (adapter->hw.mac.type == ixgbe_mac_82599EB) |
5595 | netdev->features |= NETIF_F_SCTP_CSUM; | |
5596 | ||
ad31c402 JK |
5597 | netdev->vlan_features |= NETIF_F_TSO; |
5598 | netdev->vlan_features |= NETIF_F_TSO6; | |
22f32b7a | 5599 | netdev->vlan_features |= NETIF_F_IP_CSUM; |
ad31c402 JK |
5600 | netdev->vlan_features |= NETIF_F_SG; |
5601 | ||
2f90b865 AD |
5602 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) |
5603 | adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED; | |
5604 | ||
7a6b6f51 | 5605 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
5606 | netdev->dcbnl_ops = &dcbnl_ops; |
5607 | #endif | |
5608 | ||
eacd73f7 | 5609 | #ifdef IXGBE_FCOE |
0d551589 | 5610 | if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) { |
eacd73f7 YZ |
5611 | if (hw->mac.ops.get_device_caps) { |
5612 | hw->mac.ops.get_device_caps(hw, &device_caps); | |
0d551589 YZ |
5613 | if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS) |
5614 | adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE; | |
eacd73f7 YZ |
5615 | } |
5616 | } | |
5617 | #endif /* IXGBE_FCOE */ | |
9a799d71 AK |
5618 | if (pci_using_dac) |
5619 | netdev->features |= NETIF_F_HIGHDMA; | |
5620 | ||
0c19d6af | 5621 | if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) |
f8212f97 AD |
5622 | netdev->features |= NETIF_F_LRO; |
5623 | ||
9a799d71 | 5624 | /* make sure the EEPROM is good */ |
c44ade9e | 5625 | if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) { |
9a799d71 AK |
5626 | dev_err(&pdev->dev, "The EEPROM Checksum Is Not Valid\n"); |
5627 | err = -EIO; | |
5628 | goto err_eeprom; | |
5629 | } | |
5630 | ||
5631 | memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len); | |
5632 | memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len); | |
5633 | ||
c44ade9e JB |
5634 | if (ixgbe_validate_mac_addr(netdev->perm_addr)) { |
5635 | dev_err(&pdev->dev, "invalid MAC address\n"); | |
9a799d71 AK |
5636 | err = -EIO; |
5637 | goto err_eeprom; | |
5638 | } | |
5639 | ||
5640 | init_timer(&adapter->watchdog_timer); | |
5641 | adapter->watchdog_timer.function = &ixgbe_watchdog; | |
5642 | adapter->watchdog_timer.data = (unsigned long)adapter; | |
5643 | ||
5644 | INIT_WORK(&adapter->reset_task, ixgbe_reset_task); | |
cf8280ee | 5645 | INIT_WORK(&adapter->watchdog_task, ixgbe_watchdog_task); |
9a799d71 | 5646 | |
021230d4 AV |
5647 | err = ixgbe_init_interrupt_scheme(adapter); |
5648 | if (err) | |
5649 | goto err_sw_init; | |
9a799d71 | 5650 | |
e8e26350 PW |
5651 | switch (pdev->device) { |
5652 | case IXGBE_DEV_ID_82599_KX4: | |
495dce12 WJP |
5653 | adapter->wol = (IXGBE_WUFC_MAG | IXGBE_WUFC_EX | |
5654 | IXGBE_WUFC_MC | IXGBE_WUFC_BC); | |
bdf0a550 PWJ |
5655 | /* Enable ACPI wakeup in GRC */ |
5656 | IXGBE_WRITE_REG(hw, IXGBE_GRC, | |
5657 | (IXGBE_READ_REG(hw, IXGBE_GRC) & ~IXGBE_GRC_APME)); | |
e8e26350 PW |
5658 | break; |
5659 | default: | |
5660 | adapter->wol = 0; | |
5661 | break; | |
5662 | } | |
e8e26350 PW |
5663 | device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol); |
5664 | ||
04f165ef PW |
5665 | /* pick up the PCI bus settings for reporting later */ |
5666 | hw->mac.ops.get_bus_info(hw); | |
5667 | ||
9a799d71 | 5668 | /* print bus type/speed/width info */ |
7c510e4b | 5669 | dev_info(&pdev->dev, "(PCI Express:%s:%s) %pM\n", |
e8e26350 PW |
5670 | ((hw->bus.speed == ixgbe_bus_speed_5000) ? "5.0Gb/s": |
5671 | (hw->bus.speed == ixgbe_bus_speed_2500) ? "2.5Gb/s":"Unknown"), | |
5672 | ((hw->bus.width == ixgbe_bus_width_pcie_x8) ? "Width x8" : | |
5673 | (hw->bus.width == ixgbe_bus_width_pcie_x4) ? "Width x4" : | |
5674 | (hw->bus.width == ixgbe_bus_width_pcie_x1) ? "Width x1" : | |
b4617240 | 5675 | "Unknown"), |
7c510e4b | 5676 | netdev->dev_addr); |
c44ade9e | 5677 | ixgbe_read_pba_num_generic(hw, &part_num); |
e8e26350 PW |
5678 | if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present) |
5679 | dev_info(&pdev->dev, "MAC: %d, PHY: %d, SFP+: %d, PBA No: %06x-%03x\n", | |
5680 | hw->mac.type, hw->phy.type, hw->phy.sfp_type, | |
5681 | (part_num >> 8), (part_num & 0xff)); | |
5682 | else | |
5683 | dev_info(&pdev->dev, "MAC: %d, PHY: %d, PBA No: %06x-%03x\n", | |
5684 | hw->mac.type, hw->phy.type, | |
5685 | (part_num >> 8), (part_num & 0xff)); | |
9a799d71 | 5686 | |
e8e26350 | 5687 | if (hw->bus.width <= ixgbe_bus_width_pcie_x4) { |
0c254d86 | 5688 | dev_warn(&pdev->dev, "PCI-Express bandwidth available for " |
b4617240 PW |
5689 | "this card is not sufficient for optimal " |
5690 | "performance.\n"); | |
0c254d86 | 5691 | dev_warn(&pdev->dev, "For optimal performance a x8 " |
b4617240 | 5692 | "PCI-Express slot is required.\n"); |
0c254d86 AK |
5693 | } |
5694 | ||
34b0368c PWJ |
5695 | /* save off EEPROM version number */ |
5696 | hw->eeprom.ops.read(hw, 0x29, &adapter->eeprom_version); | |
5697 | ||
9a799d71 | 5698 | /* reset the hardware with the new settings */ |
794caeb2 | 5699 | err = hw->mac.ops.start_hw(hw); |
c44ade9e | 5700 | |
794caeb2 PWJ |
5701 | if (err == IXGBE_ERR_EEPROM_VERSION) { |
5702 | /* We are running on a pre-production device, log a warning */ | |
5703 | dev_warn(&pdev->dev, "This device is a pre-production " | |
5704 | "adapter/LOM. Please be aware there may be issues " | |
5705 | "associated with your hardware. If you are " | |
5706 | "experiencing problems please contact your Intel or " | |
5707 | "hardware representative who provided you with this " | |
5708 | "hardware.\n"); | |
5709 | } | |
9a799d71 AK |
5710 | strcpy(netdev->name, "eth%d"); |
5711 | err = register_netdev(netdev); | |
5712 | if (err) | |
5713 | goto err_register; | |
5714 | ||
54386467 JB |
5715 | /* carrier off reporting is important to ethtool even BEFORE open */ |
5716 | netif_carrier_off(netdev); | |
5717 | ||
c4cf55e5 PWJ |
5718 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE || |
5719 | adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) | |
5720 | INIT_WORK(&adapter->fdir_reinit_task, ixgbe_fdir_reinit_task); | |
5721 | ||
5dd2d332 | 5722 | #ifdef CONFIG_IXGBE_DCA |
652f093f | 5723 | if (dca_add_requester(&pdev->dev) == 0) { |
bd0362dd | 5724 | adapter->flags |= IXGBE_FLAG_DCA_ENABLED; |
bd0362dd JC |
5725 | ixgbe_setup_dca(adapter); |
5726 | } | |
5727 | #endif | |
0365e6e4 PW |
5728 | /* add san mac addr to netdev */ |
5729 | ixgbe_add_sanmac_netdev(netdev); | |
9a799d71 AK |
5730 | |
5731 | dev_info(&pdev->dev, "Intel(R) 10 Gigabit Network Connection\n"); | |
5732 | cards_found++; | |
5733 | return 0; | |
5734 | ||
5735 | err_register: | |
5eba3699 | 5736 | ixgbe_release_hw_control(adapter); |
7a921c93 | 5737 | ixgbe_clear_interrupt_scheme(adapter); |
9a799d71 AK |
5738 | err_sw_init: |
5739 | err_eeprom: | |
c4900be0 DS |
5740 | clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state); |
5741 | del_timer_sync(&adapter->sfp_timer); | |
5742 | cancel_work_sync(&adapter->sfp_task); | |
e8e26350 PW |
5743 | cancel_work_sync(&adapter->multispeed_fiber_task); |
5744 | cancel_work_sync(&adapter->sfp_config_module_task); | |
9a799d71 AK |
5745 | iounmap(hw->hw_addr); |
5746 | err_ioremap: | |
5747 | free_netdev(netdev); | |
5748 | err_alloc_etherdev: | |
9ce77666 | 5749 | pci_release_selected_regions(pdev, pci_select_bars(pdev, |
5750 | IORESOURCE_MEM)); | |
9a799d71 AK |
5751 | err_pci_reg: |
5752 | err_dma: | |
5753 | pci_disable_device(pdev); | |
5754 | return err; | |
5755 | } | |
5756 | ||
5757 | /** | |
5758 | * ixgbe_remove - Device Removal Routine | |
5759 | * @pdev: PCI device information struct | |
5760 | * | |
5761 | * ixgbe_remove is called by the PCI subsystem to alert the driver | |
5762 | * that it should release a PCI device. The could be caused by a | |
5763 | * Hot-Plug event, or because the driver is going to be removed from | |
5764 | * memory. | |
5765 | **/ | |
5766 | static void __devexit ixgbe_remove(struct pci_dev *pdev) | |
5767 | { | |
5768 | struct net_device *netdev = pci_get_drvdata(pdev); | |
5769 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6fabd715 | 5770 | int err; |
9a799d71 AK |
5771 | |
5772 | set_bit(__IXGBE_DOWN, &adapter->state); | |
c4900be0 DS |
5773 | /* clear the module not found bit to make sure the worker won't |
5774 | * reschedule | |
5775 | */ | |
5776 | clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state); | |
9a799d71 AK |
5777 | del_timer_sync(&adapter->watchdog_timer); |
5778 | ||
c4900be0 DS |
5779 | del_timer_sync(&adapter->sfp_timer); |
5780 | cancel_work_sync(&adapter->watchdog_task); | |
5781 | cancel_work_sync(&adapter->sfp_task); | |
e8e26350 PW |
5782 | cancel_work_sync(&adapter->multispeed_fiber_task); |
5783 | cancel_work_sync(&adapter->sfp_config_module_task); | |
c4cf55e5 PWJ |
5784 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE || |
5785 | adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) | |
5786 | cancel_work_sync(&adapter->fdir_reinit_task); | |
9a799d71 AK |
5787 | flush_scheduled_work(); |
5788 | ||
5dd2d332 | 5789 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
5790 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) { |
5791 | adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED; | |
5792 | dca_remove_requester(&pdev->dev); | |
5793 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1); | |
5794 | } | |
5795 | ||
5796 | #endif | |
332d4a7d YZ |
5797 | #ifdef IXGBE_FCOE |
5798 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
5799 | ixgbe_cleanup_fcoe(adapter); | |
5800 | ||
5801 | #endif /* IXGBE_FCOE */ | |
0365e6e4 PW |
5802 | |
5803 | /* remove the added san mac */ | |
5804 | ixgbe_del_sanmac_netdev(netdev); | |
5805 | ||
c4900be0 DS |
5806 | if (netdev->reg_state == NETREG_REGISTERED) |
5807 | unregister_netdev(netdev); | |
9a799d71 | 5808 | |
7a921c93 | 5809 | ixgbe_clear_interrupt_scheme(adapter); |
5eba3699 | 5810 | |
021230d4 | 5811 | ixgbe_release_hw_control(adapter); |
9a799d71 AK |
5812 | |
5813 | iounmap(adapter->hw.hw_addr); | |
9ce77666 | 5814 | pci_release_selected_regions(pdev, pci_select_bars(pdev, |
5815 | IORESOURCE_MEM)); | |
9a799d71 | 5816 | |
021230d4 | 5817 | DPRINTK(PROBE, INFO, "complete\n"); |
021230d4 | 5818 | |
9a799d71 AK |
5819 | free_netdev(netdev); |
5820 | ||
6fabd715 PWJ |
5821 | err = pci_disable_pcie_error_reporting(pdev); |
5822 | if (err) | |
5823 | dev_err(&pdev->dev, | |
5824 | "pci_disable_pcie_error_reporting failed 0x%x\n", err); | |
5825 | ||
9a799d71 AK |
5826 | pci_disable_device(pdev); |
5827 | } | |
5828 | ||
5829 | /** | |
5830 | * ixgbe_io_error_detected - called when PCI error is detected | |
5831 | * @pdev: Pointer to PCI device | |
5832 | * @state: The current pci connection state | |
5833 | * | |
5834 | * This function is called after a PCI bus error affecting | |
5835 | * this device has been detected. | |
5836 | */ | |
5837 | static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev, | |
b4617240 | 5838 | pci_channel_state_t state) |
9a799d71 AK |
5839 | { |
5840 | struct net_device *netdev = pci_get_drvdata(pdev); | |
454d7c9b | 5841 | struct ixgbe_adapter *adapter = netdev_priv(netdev); |
9a799d71 AK |
5842 | |
5843 | netif_device_detach(netdev); | |
5844 | ||
3044b8d1 BL |
5845 | if (state == pci_channel_io_perm_failure) |
5846 | return PCI_ERS_RESULT_DISCONNECT; | |
5847 | ||
9a799d71 AK |
5848 | if (netif_running(netdev)) |
5849 | ixgbe_down(adapter); | |
5850 | pci_disable_device(pdev); | |
5851 | ||
b4617240 | 5852 | /* Request a slot reset. */ |
9a799d71 AK |
5853 | return PCI_ERS_RESULT_NEED_RESET; |
5854 | } | |
5855 | ||
5856 | /** | |
5857 | * ixgbe_io_slot_reset - called after the pci bus has been reset. | |
5858 | * @pdev: Pointer to PCI device | |
5859 | * | |
5860 | * Restart the card from scratch, as if from a cold-boot. | |
5861 | */ | |
5862 | static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev) | |
5863 | { | |
5864 | struct net_device *netdev = pci_get_drvdata(pdev); | |
454d7c9b | 5865 | struct ixgbe_adapter *adapter = netdev_priv(netdev); |
6fabd715 PWJ |
5866 | pci_ers_result_t result; |
5867 | int err; | |
9a799d71 | 5868 | |
9ce77666 | 5869 | if (pci_enable_device_mem(pdev)) { |
9a799d71 | 5870 | DPRINTK(PROBE, ERR, |
b4617240 | 5871 | "Cannot re-enable PCI device after reset.\n"); |
6fabd715 PWJ |
5872 | result = PCI_ERS_RESULT_DISCONNECT; |
5873 | } else { | |
5874 | pci_set_master(pdev); | |
5875 | pci_restore_state(pdev); | |
9a799d71 | 5876 | |
dd4d8ca6 | 5877 | pci_wake_from_d3(pdev, false); |
9a799d71 | 5878 | |
6fabd715 | 5879 | ixgbe_reset(adapter); |
88512539 | 5880 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0); |
6fabd715 PWJ |
5881 | result = PCI_ERS_RESULT_RECOVERED; |
5882 | } | |
5883 | ||
5884 | err = pci_cleanup_aer_uncorrect_error_status(pdev); | |
5885 | if (err) { | |
5886 | dev_err(&pdev->dev, | |
5887 | "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n", err); | |
5888 | /* non-fatal, continue */ | |
5889 | } | |
9a799d71 | 5890 | |
6fabd715 | 5891 | return result; |
9a799d71 AK |
5892 | } |
5893 | ||
5894 | /** | |
5895 | * ixgbe_io_resume - called when traffic can start flowing again. | |
5896 | * @pdev: Pointer to PCI device | |
5897 | * | |
5898 | * This callback is called when the error recovery driver tells us that | |
5899 | * its OK to resume normal operation. | |
5900 | */ | |
5901 | static void ixgbe_io_resume(struct pci_dev *pdev) | |
5902 | { | |
5903 | struct net_device *netdev = pci_get_drvdata(pdev); | |
454d7c9b | 5904 | struct ixgbe_adapter *adapter = netdev_priv(netdev); |
9a799d71 AK |
5905 | |
5906 | if (netif_running(netdev)) { | |
5907 | if (ixgbe_up(adapter)) { | |
5908 | DPRINTK(PROBE, INFO, "ixgbe_up failed after reset\n"); | |
5909 | return; | |
5910 | } | |
5911 | } | |
5912 | ||
5913 | netif_device_attach(netdev); | |
9a799d71 AK |
5914 | } |
5915 | ||
5916 | static struct pci_error_handlers ixgbe_err_handler = { | |
5917 | .error_detected = ixgbe_io_error_detected, | |
5918 | .slot_reset = ixgbe_io_slot_reset, | |
5919 | .resume = ixgbe_io_resume, | |
5920 | }; | |
5921 | ||
5922 | static struct pci_driver ixgbe_driver = { | |
5923 | .name = ixgbe_driver_name, | |
5924 | .id_table = ixgbe_pci_tbl, | |
5925 | .probe = ixgbe_probe, | |
5926 | .remove = __devexit_p(ixgbe_remove), | |
5927 | #ifdef CONFIG_PM | |
5928 | .suspend = ixgbe_suspend, | |
5929 | .resume = ixgbe_resume, | |
5930 | #endif | |
5931 | .shutdown = ixgbe_shutdown, | |
5932 | .err_handler = &ixgbe_err_handler | |
5933 | }; | |
5934 | ||
5935 | /** | |
5936 | * ixgbe_init_module - Driver Registration Routine | |
5937 | * | |
5938 | * ixgbe_init_module is the first routine called when the driver is | |
5939 | * loaded. All it does is register with the PCI subsystem. | |
5940 | **/ | |
5941 | static int __init ixgbe_init_module(void) | |
5942 | { | |
5943 | int ret; | |
5944 | printk(KERN_INFO "%s: %s - version %s\n", ixgbe_driver_name, | |
5945 | ixgbe_driver_string, ixgbe_driver_version); | |
5946 | ||
5947 | printk(KERN_INFO "%s: %s\n", ixgbe_driver_name, ixgbe_copyright); | |
5948 | ||
5dd2d332 | 5949 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 5950 | dca_register_notify(&dca_notifier); |
bd0362dd | 5951 | #endif |
5dd2d332 | 5952 | |
9a799d71 AK |
5953 | ret = pci_register_driver(&ixgbe_driver); |
5954 | return ret; | |
5955 | } | |
b4617240 | 5956 | |
9a799d71 AK |
5957 | module_init(ixgbe_init_module); |
5958 | ||
5959 | /** | |
5960 | * ixgbe_exit_module - Driver Exit Cleanup Routine | |
5961 | * | |
5962 | * ixgbe_exit_module is called just before the driver is removed | |
5963 | * from memory. | |
5964 | **/ | |
5965 | static void __exit ixgbe_exit_module(void) | |
5966 | { | |
5dd2d332 | 5967 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
5968 | dca_unregister_notify(&dca_notifier); |
5969 | #endif | |
9a799d71 AK |
5970 | pci_unregister_driver(&ixgbe_driver); |
5971 | } | |
bd0362dd | 5972 | |
5dd2d332 | 5973 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 5974 | static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event, |
b4617240 | 5975 | void *p) |
bd0362dd JC |
5976 | { |
5977 | int ret_val; | |
5978 | ||
5979 | ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event, | |
b4617240 | 5980 | __ixgbe_notify_dca); |
bd0362dd JC |
5981 | |
5982 | return ret_val ? NOTIFY_BAD : NOTIFY_DONE; | |
5983 | } | |
b453368d | 5984 | |
5dd2d332 | 5985 | #endif /* CONFIG_IXGBE_DCA */ |
b453368d AD |
5986 | #ifdef DEBUG |
5987 | /** | |
5988 | * ixgbe_get_hw_dev_name - return device name string | |
5989 | * used by hardware layer to print debugging information | |
5990 | **/ | |
5991 | char *ixgbe_get_hw_dev_name(struct ixgbe_hw *hw) | |
5992 | { | |
5993 | struct ixgbe_adapter *adapter = hw->back; | |
5994 | return adapter->netdev->name; | |
5995 | } | |
bd0362dd | 5996 | |
b453368d | 5997 | #endif |
9a799d71 AK |
5998 | module_exit(ixgbe_exit_module); |
5999 | ||
6000 | /* ixgbe_main.c */ |