projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: further flow director performance optimizations
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / ixgbe / ixgbe_ethtool.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
8c47eaa7 4 Copyright(c) 1999 - 2010 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28/* ethtool support for ixgbe */
29
30#include <linux/types.h>
31#include <linux/module.h>
5a0e3ad6 32#include <linux/slab.h>
9a799d71
AK		 33#include <linux/pci.h>
34#include <linux/netdevice.h>
35#include <linux/ethtool.h>
36#include <linux/vmalloc.h>
37#include <linux/uaccess.h>
38
39#include "ixgbe.h"
40
41
42#define IXGBE_ALL_RAR_ENTRIES 16
43
29c3a050
AK		 44enum {NETDEV_STATS, IXGBE_STATS};
45
9a799d71
AK		 46struct ixgbe_stats {
47 char stat_string[ETH_GSTRING_LEN];
29c3a050 48 int type;
9a799d71
AK		 49 int sizeof_stat;
50 int stat_offset;
51};
52
29c3a050
AK		 53#define IXGBE_STAT(m) IXGBE_STATS, \
54 sizeof(((struct ixgbe_adapter *)0)->m), \
55 offsetof(struct ixgbe_adapter, m)
56#define IXGBE_NETDEV_STAT(m) NETDEV_STATS, \
55bad823
ED		 57 sizeof(((struct rtnl_link_stats64 *)0)->m), \
58 offsetof(struct rtnl_link_stats64, m)
29c3a050 59
9a799d71 60static struct ixgbe_stats ixgbe_gstrings_stats[] = {
55bad823
ED		 61 {"rx_packets", IXGBE_NETDEV_STAT(rx_packets)},
62 {"tx_packets", IXGBE_NETDEV_STAT(tx_packets)},
63 {"rx_bytes", IXGBE_NETDEV_STAT(rx_bytes)},
64 {"tx_bytes", IXGBE_NETDEV_STAT(tx_bytes)},
aad71918
BG		 65 {"rx_pkts_nic", IXGBE_STAT(stats.gprc)},
66 {"tx_pkts_nic", IXGBE_STAT(stats.gptc)},
67 {"rx_bytes_nic", IXGBE_STAT(stats.gorc)},
68 {"tx_bytes_nic", IXGBE_STAT(stats.gotc)},
9a799d71
AK		 69 {"lsc_int", IXGBE_STAT(lsc_int)},
70 {"tx_busy", IXGBE_STAT(tx_busy)},
71 {"non_eop_descs", IXGBE_STAT(non_eop_descs)},
55bad823
ED		 72 {"rx_errors", IXGBE_NETDEV_STAT(rx_errors)},
73 {"tx_errors", IXGBE_NETDEV_STAT(tx_errors)},
74 {"rx_dropped", IXGBE_NETDEV_STAT(rx_dropped)},
75 {"tx_dropped", IXGBE_NETDEV_STAT(tx_dropped)},
76 {"multicast", IXGBE_NETDEV_STAT(multicast)},
9a799d71
AK		 77 {"broadcast", IXGBE_STAT(stats.bprc)},
78 {"rx_no_buffer_count", IXGBE_STAT(stats.rnbc[0]) },
55bad823
ED		 79 {"collisions", IXGBE_NETDEV_STAT(collisions)},
80 {"rx_over_errors", IXGBE_NETDEV_STAT(rx_over_errors)},
81 {"rx_crc_errors", IXGBE_NETDEV_STAT(rx_crc_errors)},
82 {"rx_frame_errors", IXGBE_NETDEV_STAT(rx_frame_errors)},
94b982b2
MC		 83 {"hw_rsc_aggregated", IXGBE_STAT(rsc_total_count)},
84 {"hw_rsc_flushed", IXGBE_STAT(rsc_total_flush)},
c4cf55e5
PWJ		 85 {"fdir_match", IXGBE_STAT(stats.fdirmatch)},
86 {"fdir_miss", IXGBE_STAT(stats.fdirmiss)},
55bad823
ED		 87 {"rx_fifo_errors", IXGBE_NETDEV_STAT(rx_fifo_errors)},
88 {"rx_missed_errors", IXGBE_NETDEV_STAT(rx_missed_errors)},
89 {"tx_aborted_errors", IXGBE_NETDEV_STAT(tx_aborted_errors)},
90 {"tx_carrier_errors", IXGBE_NETDEV_STAT(tx_carrier_errors)},
91 {"tx_fifo_errors", IXGBE_NETDEV_STAT(tx_fifo_errors)},
92 {"tx_heartbeat_errors", IXGBE_NETDEV_STAT(tx_heartbeat_errors)},
9a799d71
AK		 93 {"tx_timeout_count", IXGBE_STAT(tx_timeout_count)},
94 {"tx_restart_queue", IXGBE_STAT(restart_queue)},
95 {"rx_long_length_errors", IXGBE_STAT(stats.roc)},
96 {"rx_short_length_errors", IXGBE_STAT(stats.ruc)},
9a799d71
AK		 97 {"tx_flow_control_xon", IXGBE_STAT(stats.lxontxc)},
98 {"rx_flow_control_xon", IXGBE_STAT(stats.lxonrxc)},
99 {"tx_flow_control_xoff", IXGBE_STAT(stats.lxofftxc)},
100 {"rx_flow_control_xoff", IXGBE_STAT(stats.lxoffrxc)},
9a799d71 101 {"rx_csum_offload_errors", IXGBE_STAT(hw_csum_rx_error)},
9a799d71
AK		 102 {"alloc_rx_page_failed", IXGBE_STAT(alloc_rx_page_failed)},
103 {"alloc_rx_buff_failed", IXGBE_STAT(alloc_rx_buff_failed)},
e8e26350 104 {"rx_no_dma_resources", IXGBE_STAT(hw_rx_no_dma_resources)},
6d45522c
YZ		 105#ifdef IXGBE_FCOE
106 {"fcoe_bad_fccrc", IXGBE_STAT(stats.fccrc)},
107 {"rx_fcoe_dropped", IXGBE_STAT(stats.fcoerpdc)},
108 {"rx_fcoe_packets", IXGBE_STAT(stats.fcoeprc)},
109 {"rx_fcoe_dwords", IXGBE_STAT(stats.fcoedwrc)},
110 {"tx_fcoe_packets", IXGBE_STAT(stats.fcoeptc)},
111 {"tx_fcoe_dwords", IXGBE_STAT(stats.fcoedwtc)},
112#endif /* IXGBE_FCOE */
9a799d71
AK		 113};
114
115#define IXGBE_QUEUE_STATS_LEN \
454d7c9b
WC		 116 ((((struct ixgbe_adapter *)netdev_priv(netdev))->num_tx_queues + \
117 ((struct ixgbe_adapter *)netdev_priv(netdev))->num_rx_queues) * \
118 (sizeof(struct ixgbe_queue_stats) / sizeof(u64)))
b4617240 119#define IXGBE_GLOBAL_STATS_LEN ARRAY_SIZE(ixgbe_gstrings_stats)
2f90b865 120#define IXGBE_PB_STATS_LEN ( \
9d2f4720 121 (((struct ixgbe_adapter *)netdev_priv(netdev))->flags & \
2f90b865
AD		 122 IXGBE_FLAG_DCB_ENABLED) ? \
123 (sizeof(((struct ixgbe_adapter *)0)->stats.pxonrxc) + \
124 sizeof(((struct ixgbe_adapter *)0)->stats.pxontxc) + \
125 sizeof(((struct ixgbe_adapter *)0)->stats.pxoffrxc) + \
126 sizeof(((struct ixgbe_adapter *)0)->stats.pxofftxc)) \
127 / sizeof(u64) : 0)
128#define IXGBE_STATS_LEN (IXGBE_GLOBAL_STATS_LEN + \
129 IXGBE_PB_STATS_LEN + \
130 IXGBE_QUEUE_STATS_LEN)
9a799d71 131
da4dd0f7
PWJ		 132static const char ixgbe_gstrings_test[][ETH_GSTRING_LEN] = {
133 "Register test (offline)", "Eeprom test (offline)",
134 "Interrupt test (offline)", "Loopback test (offline)",
135 "Link test (on/offline)"
136};
137#define IXGBE_TEST_LEN sizeof(ixgbe_gstrings_test) / ETH_GSTRING_LEN
138
9a799d71 139static int ixgbe_get_settings(struct net_device *netdev,
b4617240 140 struct ethtool_cmd *ecmd)
9a799d71
AK		 141{
142 struct ixgbe_adapter *adapter = netdev_priv(netdev);
735441fb
AV		 143 struct ixgbe_hw *hw = &adapter->hw;
144 u32 link_speed = 0;
145 bool link_up;
9a799d71 146
735441fb
AV		 147 ecmd->supported = SUPPORTED_10000baseT_Full;
148 ecmd->autoneg = AUTONEG_ENABLE;
9a799d71 149 ecmd->transceiver = XCVR_EXTERNAL;
74766013 150 if ((hw->phy.media_type == ixgbe_media_type_copper) ||
a3801379 151 (hw->phy.multispeed_fiber)) {
735441fb 152 ecmd->supported |= (SUPPORTED_1000baseT_Full |
74766013 153 SUPPORTED_Autoneg);
735441fb 154
74766013 155 ecmd->advertising = ADVERTISED_Autoneg;
735441fb
AV		 156 if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_10GB_FULL)
157 ecmd->advertising |= ADVERTISED_10000baseT_Full;
158 if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_1GB_FULL)
159 ecmd->advertising |= ADVERTISED_1000baseT_Full;
7c5b8323
DS		 160 /*
161 * It's possible that phy.autoneg_advertised may not be
162 * set yet. If so display what the default would be -
163 * both 1G and 10G supported.
164 */
165 if (!(ecmd->advertising & (ADVERTISED_1000baseT_Full |
166 ADVERTISED_10000baseT_Full)))
167 ecmd->advertising |= (ADVERTISED_10000baseT_Full |
168 ADVERTISED_1000baseT_Full);
735441fb 169
74766013
MC		 170 if (hw->phy.media_type == ixgbe_media_type_copper) {
171 ecmd->supported |= SUPPORTED_TP;
172 ecmd->advertising |= ADVERTISED_TP;
173 ecmd->port = PORT_TP;
174 } else {
175 ecmd->supported |= SUPPORTED_FIBRE;
176 ecmd->advertising |= ADVERTISED_FIBRE;
177 ecmd->port = PORT_FIBRE;
178 }
1e336d0f
DS		 179 } else if (hw->phy.media_type == ixgbe_media_type_backplane) {
180 /* Set as FIBRE until SERDES defined in kernel */
46a72b35 181 if (hw->device_id == IXGBE_DEV_ID_82598_BX) {
2f21bdd3
DS		 182 ecmd->supported = (SUPPORTED_1000baseT_Full |
183 SUPPORTED_FIBRE);
184 ecmd->advertising = (ADVERTISED_1000baseT_Full |
185 ADVERTISED_FIBRE);
186 ecmd->port = PORT_FIBRE;
187 ecmd->autoneg = AUTONEG_DISABLE;
50d6c681
AD		 188 } else if ((hw->device_id == IXGBE_DEV_ID_82599_COMBO_BACKPLANE) ||
189 (hw->device_id == IXGBE_DEV_ID_82599_KX4_MEZZ)) {
190 ecmd->supported |= (SUPPORTED_1000baseT_Full |
191 SUPPORTED_Autoneg |
192 SUPPORTED_FIBRE);
193 ecmd->advertising = (ADVERTISED_10000baseT_Full |
194 ADVERTISED_1000baseT_Full |
195 ADVERTISED_Autoneg |
196 ADVERTISED_FIBRE);
197 ecmd->port = PORT_FIBRE;
46a72b35
MC		 198 } else {
199 ecmd->supported |= (SUPPORTED_1000baseT_Full |
200 SUPPORTED_FIBRE);
201 ecmd->advertising = (ADVERTISED_10000baseT_Full |
202 ADVERTISED_1000baseT_Full |
203 ADVERTISED_FIBRE);
204 ecmd->port = PORT_FIBRE;
1e336d0f 205 }
735441fb
AV		 206 } else {
207 ecmd->supported |= SUPPORTED_FIBRE;
208 ecmd->advertising = (ADVERTISED_10000baseT_Full |
b4617240 209 ADVERTISED_FIBRE);
735441fb 210 ecmd->port = PORT_FIBRE;
c44ade9e 211 ecmd->autoneg = AUTONEG_DISABLE;
735441fb 212 }
9a799d71 213
3b8626ba
PW		 214 /* Get PHY type */
215 switch (adapter->hw.phy.type) {
216 case ixgbe_phy_tn:
fe15e8e1 217 case ixgbe_phy_aq:
3b8626ba
PW		 218 case ixgbe_phy_cu_unknown:
219 /* Copper 10G-BASET */
220 ecmd->port = PORT_TP;
221 break;
222 case ixgbe_phy_qt:
223 ecmd->port = PORT_FIBRE;
224 break;
225 case ixgbe_phy_nl:
ea0a04df
DS		 226 case ixgbe_phy_sfp_passive_tyco:
227 case ixgbe_phy_sfp_passive_unknown:
3b8626ba
PW		 228 case ixgbe_phy_sfp_ftl:
229 case ixgbe_phy_sfp_avago:
230 case ixgbe_phy_sfp_intel:
231 case ixgbe_phy_sfp_unknown:
232 switch (adapter->hw.phy.sfp_type) {
233 /* SFP+ devices, further checking needed */
234 case ixgbe_sfp_type_da_cu:
235 case ixgbe_sfp_type_da_cu_core0:
236 case ixgbe_sfp_type_da_cu_core1:
237 ecmd->port = PORT_DA;
238 break;
239 case ixgbe_sfp_type_sr:
240 case ixgbe_sfp_type_lr:
241 case ixgbe_sfp_type_srlr_core0:
242 case ixgbe_sfp_type_srlr_core1:
243 ecmd->port = PORT_FIBRE;
244 break;
245 case ixgbe_sfp_type_not_present:
246 ecmd->port = PORT_NONE;
247 break;
cb836a97
DS		 248 case ixgbe_sfp_type_1g_cu_core0:
249 case ixgbe_sfp_type_1g_cu_core1:
250 ecmd->port = PORT_TP;
251 ecmd->supported = SUPPORTED_TP;
252 ecmd->advertising = (ADVERTISED_1000baseT_Full |
253 ADVERTISED_TP);
254 break;
3b8626ba
PW		 255 case ixgbe_sfp_type_unknown:
256 default:
257 ecmd->port = PORT_OTHER;
258 break;
259 }
260 break;
261 case ixgbe_phy_xaui:
262 ecmd->port = PORT_NONE;
263 break;
264 case ixgbe_phy_unknown:
265 case ixgbe_phy_generic:
266 case ixgbe_phy_sfp_unsupported:
267 default:
268 ecmd->port = PORT_OTHER;
269 break;
270 }
271
c44ade9e 272 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
735441fb
AV		 273 if (link_up) {
274 ecmd->speed = (link_speed == IXGBE_LINK_SPEED_10GB_FULL) ?
b4617240 275 SPEED_10000 : SPEED_1000;
9a799d71
AK		 276 ecmd->duplex = DUPLEX_FULL;
277 } else {
278 ecmd->speed = -1;
279 ecmd->duplex = -1;
280 }
281
9a799d71
AK		 282 return 0;
283}
284
285static int ixgbe_set_settings(struct net_device *netdev,
b4617240 286 struct ethtool_cmd *ecmd)
9a799d71
AK		 287{
288 struct ixgbe_adapter *adapter = netdev_priv(netdev);
735441fb 289 struct ixgbe_hw *hw = &adapter->hw;
0befdb3e 290 u32 advertised, old;
74766013 291 s32 err = 0;
9a799d71 292
74766013 293 if ((hw->phy.media_type == ixgbe_media_type_copper) ||
a3801379 294 (hw->phy.multispeed_fiber)) {
0befdb3e
JB		 295 /* 10000/copper and 1000/copper must autoneg
296 * this function does not support any duplex forcing, but can
297 * limit the advertising of the adapter to only 10000 or 1000 */
298 if (ecmd->autoneg == AUTONEG_DISABLE)
299 return -EINVAL;
300
301 old = hw->phy.autoneg_advertised;
302 advertised = 0;
303 if (ecmd->advertising & ADVERTISED_10000baseT_Full)
304 advertised |= IXGBE_LINK_SPEED_10GB_FULL;
305
306 if (ecmd->advertising & ADVERTISED_1000baseT_Full)
307 advertised |= IXGBE_LINK_SPEED_1GB_FULL;
308
309 if (old == advertised)
74766013 310 return err;
0befdb3e 311 /* this sets the link speed and restarts auto-neg */
74766013 312 hw->mac.autotry_restart = true;
8620a103 313 err = hw->mac.ops.setup_link(hw, advertised, true, true);
0befdb3e 314 if (err) {
396e799c 315 e_info(probe, "setup link failed with code %d\n", err);
8620a103 316 hw->mac.ops.setup_link(hw, old, true, true);
0befdb3e 317 }
74766013
MC		 318 } else {
319 /* in this case we currently only support 10Gb/FULL */
320 if ((ecmd->autoneg == AUTONEG_ENABLE) ||
a3801379 321 (ecmd->advertising != ADVERTISED_10000baseT_Full) ||
74766013
MC		 322 (ecmd->speed + ecmd->duplex != SPEED_10000 + DUPLEX_FULL))
323 return -EINVAL;
9a799d71
AK		 324 }
325
74766013 326 return err;
9a799d71
AK		 327}
328
329static void ixgbe_get_pauseparam(struct net_device *netdev,
b4617240 330 struct ethtool_pauseparam *pause)
9a799d71
AK		 331{
332 struct ixgbe_adapter *adapter = netdev_priv(netdev);
333 struct ixgbe_hw *hw = &adapter->hw;
334
71fd570b
DS		 335 /*
336 * Flow Control Autoneg isn't on if
337 * - we didn't ask for it OR
338 * - it failed, we know this by tx & rx being off
339 */
340 if (hw->fc.disable_fc_autoneg ||
341 (hw->fc.current_mode == ixgbe_fc_none))
342 pause->autoneg = 0;
343 else
344 pause->autoneg = 1;
9a799d71 345
0ecc061d 346 if (hw->fc.current_mode == ixgbe_fc_rx_pause) {
9a799d71 347 pause->rx_pause = 1;
0ecc061d 348 } else if (hw->fc.current_mode == ixgbe_fc_tx_pause) {
9a799d71 349 pause->tx_pause = 1;
0ecc061d 350 } else if (hw->fc.current_mode == ixgbe_fc_full) {
9a799d71
AK		 351 pause->rx_pause = 1;
352 pause->tx_pause = 1;
673ac604
AD		 353#ifdef CONFIG_DCB
354 } else if (hw->fc.current_mode == ixgbe_fc_pfc) {
355 pause->rx_pause = 0;
356 pause->tx_pause = 0;
357#endif
9a799d71
AK		 358 }
359}
360
361static int ixgbe_set_pauseparam(struct net_device *netdev,
b4617240 362 struct ethtool_pauseparam *pause)
9a799d71
AK		 363{
364 struct ixgbe_adapter *adapter = netdev_priv(netdev);
365 struct ixgbe_hw *hw = &adapter->hw;
620fa036 366 struct ixgbe_fc_info fc;
9a799d71 367
264857b8
PWJ		 368#ifdef CONFIG_DCB
369 if (adapter->dcb_cfg.pfc_mode_enable ||
370 ((hw->mac.type == ixgbe_mac_82598EB) &&
371 (adapter->flags & IXGBE_FLAG_DCB_ENABLED)))
372 return -EINVAL;
373
374#endif
620fa036
MC		 375 fc = hw->fc;
376
71fd570b 377 if (pause->autoneg != AUTONEG_ENABLE)
620fa036 378 fc.disable_fc_autoneg = true;
71fd570b 379 else
620fa036 380 fc.disable_fc_autoneg = false;
71fd570b 381
1c4f0ef8 382 if ((pause->rx_pause && pause->tx_pause) || pause->autoneg)
620fa036 383 fc.requested_mode = ixgbe_fc_full;
9a799d71 384 else if (pause->rx_pause && !pause->tx_pause)
620fa036 385 fc.requested_mode = ixgbe_fc_rx_pause;
9a799d71 386 else if (!pause->rx_pause && pause->tx_pause)
620fa036 387 fc.requested_mode = ixgbe_fc_tx_pause;
9a799d71 388 else if (!pause->rx_pause && !pause->tx_pause)
620fa036 389 fc.requested_mode = ixgbe_fc_none;
9c83b070
AV		 390 else
391 return -EINVAL;
9a799d71 392
264857b8 393#ifdef CONFIG_DCB
620fa036 394 adapter->last_lfc_mode = fc.requested_mode;
264857b8 395#endif
620fa036
MC		 396
397 /* if the thing changed then we'll update and use new autoneg */
398 if (memcmp(&fc, &hw->fc, sizeof(struct ixgbe_fc_info))) {
399 hw->fc = fc;
400 if (netif_running(netdev))
401 ixgbe_reinit_locked(adapter);
402 else
403 ixgbe_reset(adapter);
404 }
9a799d71
AK		 405
406 return 0;
407}
408
409static u32 ixgbe_get_rx_csum(struct net_device *netdev)
410{
411 struct ixgbe_adapter *adapter = netdev_priv(netdev);
807540ba 412 return adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED;
9a799d71
AK		 413}
414
415static int ixgbe_set_rx_csum(struct net_device *netdev, u32 data)
416{
417 struct ixgbe_adapter *adapter = netdev_priv(netdev);
418 if (data)
419 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
420 else
421 adapter->flags &= ~IXGBE_FLAG_RX_CSUM_ENABLED;
422
9a799d71
AK		 423 return 0;
424}
425
426static u32 ixgbe_get_tx_csum(struct net_device *netdev)
427{
22f32b7a 428 return (netdev->features & NETIF_F_IP_CSUM) != 0;
9a799d71
AK		 429}
430
431static int ixgbe_set_tx_csum(struct net_device *netdev, u32 data)
432{
45a5ead0 433 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b93a2226 434 u32 feature_list;
45a5ead0 435
b93a2226
DS		 436 feature_list = (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM);
437 switch (adapter->hw.mac.type) {
438 case ixgbe_mac_82599EB:
439 case ixgbe_mac_X540:
440 feature_list |= NETIF_F_SCTP_CSUM;
441 break;
442 default:
443 break;
45a5ead0 444 }
b93a2226
DS		 445 if (data)
446 netdev->features |= feature_list;
447 else
448 netdev->features &= ~feature_list;
9a799d71
AK		 449
450 return 0;
451}
452
453static int ixgbe_set_tso(struct net_device *netdev, u32 data)
454{
9a799d71
AK		 455 if (data) {
456 netdev->features |= NETIF_F_TSO;
457 netdev->features |= NETIF_F_TSO6;
458 } else {
459 netdev->features &= ~NETIF_F_TSO;
460 netdev->features &= ~NETIF_F_TSO6;
461 }
462 return 0;
463}
464
465static u32 ixgbe_get_msglevel(struct net_device *netdev)
466{
467 struct ixgbe_adapter *adapter = netdev_priv(netdev);
468 return adapter->msg_enable;
469}
470
471static void ixgbe_set_msglevel(struct net_device *netdev, u32 data)
472{
473 struct ixgbe_adapter *adapter = netdev_priv(netdev);
474 adapter->msg_enable = data;
475}
476
477static int ixgbe_get_regs_len(struct net_device *netdev)
478{
479#define IXGBE_REGS_LEN 1128
480 return IXGBE_REGS_LEN * sizeof(u32);
481}
482
483#define IXGBE_GET_STAT(_A_, _R_) _A_->stats._R_
484
485static void ixgbe_get_regs(struct net_device *netdev,
b4617240 486 struct ethtool_regs *regs, void *p)
9a799d71
AK		 487{
488 struct ixgbe_adapter *adapter = netdev_priv(netdev);
489 struct ixgbe_hw *hw = &adapter->hw;
490 u32 *regs_buff = p;
491 u8 i;
492
493 memset(p, 0, IXGBE_REGS_LEN * sizeof(u32));
494
495 regs->version = (1 << 24) | hw->revision_id << 16 | hw->device_id;
496
497 /* General Registers */
498 regs_buff[0] = IXGBE_READ_REG(hw, IXGBE_CTRL);
499 regs_buff[1] = IXGBE_READ_REG(hw, IXGBE_STATUS);
500 regs_buff[2] = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
501 regs_buff[3] = IXGBE_READ_REG(hw, IXGBE_ESDP);
502 regs_buff[4] = IXGBE_READ_REG(hw, IXGBE_EODSDP);
503 regs_buff[5] = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
504 regs_buff[6] = IXGBE_READ_REG(hw, IXGBE_FRTIMER);
505 regs_buff[7] = IXGBE_READ_REG(hw, IXGBE_TCPTIMER);
506
507 /* NVM Register */
508 regs_buff[8] = IXGBE_READ_REG(hw, IXGBE_EEC);
509 regs_buff[9] = IXGBE_READ_REG(hw, IXGBE_EERD);
510 regs_buff[10] = IXGBE_READ_REG(hw, IXGBE_FLA);
511 regs_buff[11] = IXGBE_READ_REG(hw, IXGBE_EEMNGCTL);
512 regs_buff[12] = IXGBE_READ_REG(hw, IXGBE_EEMNGDATA);
513 regs_buff[13] = IXGBE_READ_REG(hw, IXGBE_FLMNGCTL);
514 regs_buff[14] = IXGBE_READ_REG(hw, IXGBE_FLMNGDATA);
515 regs_buff[15] = IXGBE_READ_REG(hw, IXGBE_FLMNGCNT);
516 regs_buff[16] = IXGBE_READ_REG(hw, IXGBE_FLOP);
517 regs_buff[17] = IXGBE_READ_REG(hw, IXGBE_GRC);
518
519 /* Interrupt */
98c00a1c
JB		 520 /* don't read EICR because it can clear interrupt causes, instead
521 * read EICS which is a shadow but doesn't clear EICR */
522 regs_buff[18] = IXGBE_READ_REG(hw, IXGBE_EICS);
9a799d71
AK		 523 regs_buff[19] = IXGBE_READ_REG(hw, IXGBE_EICS);
524 regs_buff[20] = IXGBE_READ_REG(hw, IXGBE_EIMS);
525 regs_buff[21] = IXGBE_READ_REG(hw, IXGBE_EIMC);
526 regs_buff[22] = IXGBE_READ_REG(hw, IXGBE_EIAC);
527 regs_buff[23] = IXGBE_READ_REG(hw, IXGBE_EIAM);
528 regs_buff[24] = IXGBE_READ_REG(hw, IXGBE_EITR(0));
529 regs_buff[25] = IXGBE_READ_REG(hw, IXGBE_IVAR(0));
530 regs_buff[26] = IXGBE_READ_REG(hw, IXGBE_MSIXT);
531 regs_buff[27] = IXGBE_READ_REG(hw, IXGBE_MSIXPBA);
c44ade9e 532 regs_buff[28] = IXGBE_READ_REG(hw, IXGBE_PBACL(0));
9a799d71
AK		 533 regs_buff[29] = IXGBE_READ_REG(hw, IXGBE_GPIE);
534
535 /* Flow Control */
536 regs_buff[30] = IXGBE_READ_REG(hw, IXGBE_PFCTOP);
537 regs_buff[31] = IXGBE_READ_REG(hw, IXGBE_FCTTV(0));
538 regs_buff[32] = IXGBE_READ_REG(hw, IXGBE_FCTTV(1));
539 regs_buff[33] = IXGBE_READ_REG(hw, IXGBE_FCTTV(2));
540 regs_buff[34] = IXGBE_READ_REG(hw, IXGBE_FCTTV(3));
bd508178
AD		 541 for (i = 0; i < 8; i++) {
542 switch (hw->mac.type) {
543 case ixgbe_mac_82598EB:
544 regs_buff[35 + i] = IXGBE_READ_REG(hw, IXGBE_FCRTL(i));
545 regs_buff[43 + i] = IXGBE_READ_REG(hw, IXGBE_FCRTH(i));
546 break;
547 case ixgbe_mac_82599EB:
548 regs_buff[35 + i] = IXGBE_READ_REG(hw, IXGBE_FCRTL_82599(i));
549 regs_buff[43 + i] = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
550 break;
551 default:
552 break;
553 }
554 }
9a799d71
AK		 555 regs_buff[51] = IXGBE_READ_REG(hw, IXGBE_FCRTV);
556 regs_buff[52] = IXGBE_READ_REG(hw, IXGBE_TFCS);
557
558 /* Receive DMA */
559 for (i = 0; i < 64; i++)
560 regs_buff[53 + i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
561 for (i = 0; i < 64; i++)
562 regs_buff[117 + i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
563 for (i = 0; i < 64; i++)
564 regs_buff[181 + i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
565 for (i = 0; i < 64; i++)
566 regs_buff[245 + i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
567 for (i = 0; i < 64; i++)
568 regs_buff[309 + i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
569 for (i = 0; i < 64; i++)
570 regs_buff[373 + i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
571 for (i = 0; i < 16; i++)
572 regs_buff[437 + i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
573 for (i = 0; i < 16; i++)
574 regs_buff[453 + i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
575 regs_buff[469] = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
576 for (i = 0; i < 8; i++)
577 regs_buff[470 + i] = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(i));
578 regs_buff[478] = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
579 regs_buff[479] = IXGBE_READ_REG(hw, IXGBE_DROPEN);
580
581 /* Receive */
582 regs_buff[480] = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
583 regs_buff[481] = IXGBE_READ_REG(hw, IXGBE_RFCTL);
584 for (i = 0; i < 16; i++)
585 regs_buff[482 + i] = IXGBE_READ_REG(hw, IXGBE_RAL(i));
586 for (i = 0; i < 16; i++)
587 regs_buff[498 + i] = IXGBE_READ_REG(hw, IXGBE_RAH(i));
c44ade9e 588 regs_buff[514] = IXGBE_READ_REG(hw, IXGBE_PSRTYPE(0));
9a799d71
AK		 589 regs_buff[515] = IXGBE_READ_REG(hw, IXGBE_FCTRL);
590 regs_buff[516] = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
591 regs_buff[517] = IXGBE_READ_REG(hw, IXGBE_MCSTCTRL);
592 regs_buff[518] = IXGBE_READ_REG(hw, IXGBE_MRQC);
593 regs_buff[519] = IXGBE_READ_REG(hw, IXGBE_VMD_CTL);
594 for (i = 0; i < 8; i++)
595 regs_buff[520 + i] = IXGBE_READ_REG(hw, IXGBE_IMIR(i));
596 for (i = 0; i < 8; i++)
597 regs_buff[528 + i] = IXGBE_READ_REG(hw, IXGBE_IMIREXT(i));
598 regs_buff[536] = IXGBE_READ_REG(hw, IXGBE_IMIRVP);
599
600 /* Transmit */
601 for (i = 0; i < 32; i++)
602 regs_buff[537 + i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
603 for (i = 0; i < 32; i++)
604 regs_buff[569 + i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
605 for (i = 0; i < 32; i++)
606 regs_buff[601 + i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
607 for (i = 0; i < 32; i++)
608 regs_buff[633 + i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
609 for (i = 0; i < 32; i++)
610 regs_buff[665 + i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
611 for (i = 0; i < 32; i++)
612 regs_buff[697 + i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
613 for (i = 0; i < 32; i++)
614 regs_buff[729 + i] = IXGBE_READ_REG(hw, IXGBE_TDWBAL(i));
615 for (i = 0; i < 32; i++)
616 regs_buff[761 + i] = IXGBE_READ_REG(hw, IXGBE_TDWBAH(i));
617 regs_buff[793] = IXGBE_READ_REG(hw, IXGBE_DTXCTL);
618 for (i = 0; i < 16; i++)
619 regs_buff[794 + i] = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(i));
620 regs_buff[810] = IXGBE_READ_REG(hw, IXGBE_TIPG);
621 for (i = 0; i < 8; i++)
622 regs_buff[811 + i] = IXGBE_READ_REG(hw, IXGBE_TXPBSIZE(i));
623 regs_buff[819] = IXGBE_READ_REG(hw, IXGBE_MNGTXMAP);
624
625 /* Wake Up */
626 regs_buff[820] = IXGBE_READ_REG(hw, IXGBE_WUC);
627 regs_buff[821] = IXGBE_READ_REG(hw, IXGBE_WUFC);
628 regs_buff[822] = IXGBE_READ_REG(hw, IXGBE_WUS);
629 regs_buff[823] = IXGBE_READ_REG(hw, IXGBE_IPAV);
630 regs_buff[824] = IXGBE_READ_REG(hw, IXGBE_IP4AT);
631 regs_buff[825] = IXGBE_READ_REG(hw, IXGBE_IP6AT);
632 regs_buff[826] = IXGBE_READ_REG(hw, IXGBE_WUPL);
633 regs_buff[827] = IXGBE_READ_REG(hw, IXGBE_WUPM);
11afc1b1 634 regs_buff[828] = IXGBE_READ_REG(hw, IXGBE_FHFT(0));
9a799d71 635
673ac604 636 /* DCB */
9a799d71
AK		 637 regs_buff[829] = IXGBE_READ_REG(hw, IXGBE_RMCS);
638 regs_buff[830] = IXGBE_READ_REG(hw, IXGBE_DPMCS);
639 regs_buff[831] = IXGBE_READ_REG(hw, IXGBE_PDPMCS);
640 regs_buff[832] = IXGBE_READ_REG(hw, IXGBE_RUPPBMR);
641 for (i = 0; i < 8; i++)
642 regs_buff[833 + i] = IXGBE_READ_REG(hw, IXGBE_RT2CR(i));
643 for (i = 0; i < 8; i++)
644 regs_buff[841 + i] = IXGBE_READ_REG(hw, IXGBE_RT2SR(i));
645 for (i = 0; i < 8; i++)
646 regs_buff[849 + i] = IXGBE_READ_REG(hw, IXGBE_TDTQ2TCCR(i));
647 for (i = 0; i < 8; i++)
648 regs_buff[857 + i] = IXGBE_READ_REG(hw, IXGBE_TDTQ2TCSR(i));
649 for (i = 0; i < 8; i++)
650 regs_buff[865 + i] = IXGBE_READ_REG(hw, IXGBE_TDPT2TCCR(i));
651 for (i = 0; i < 8; i++)
652 regs_buff[873 + i] = IXGBE_READ_REG(hw, IXGBE_TDPT2TCSR(i));
653
654 /* Statistics */
655 regs_buff[881] = IXGBE_GET_STAT(adapter, crcerrs);
656 regs_buff[882] = IXGBE_GET_STAT(adapter, illerrc);
657 regs_buff[883] = IXGBE_GET_STAT(adapter, errbc);
658 regs_buff[884] = IXGBE_GET_STAT(adapter, mspdc);
659 for (i = 0; i < 8; i++)
660 regs_buff[885 + i] = IXGBE_GET_STAT(adapter, mpc[i]);
661 regs_buff[893] = IXGBE_GET_STAT(adapter, mlfc);
662 regs_buff[894] = IXGBE_GET_STAT(adapter, mrfc);
663 regs_buff[895] = IXGBE_GET_STAT(adapter, rlec);
664 regs_buff[896] = IXGBE_GET_STAT(adapter, lxontxc);
665 regs_buff[897] = IXGBE_GET_STAT(adapter, lxonrxc);
666 regs_buff[898] = IXGBE_GET_STAT(adapter, lxofftxc);
667 regs_buff[899] = IXGBE_GET_STAT(adapter, lxoffrxc);
668 for (i = 0; i < 8; i++)
669 regs_buff[900 + i] = IXGBE_GET_STAT(adapter, pxontxc[i]);
670 for (i = 0; i < 8; i++)
671 regs_buff[908 + i] = IXGBE_GET_STAT(adapter, pxonrxc[i]);
672 for (i = 0; i < 8; i++)
673 regs_buff[916 + i] = IXGBE_GET_STAT(adapter, pxofftxc[i]);
674 for (i = 0; i < 8; i++)
675 regs_buff[924 + i] = IXGBE_GET_STAT(adapter, pxoffrxc[i]);
676 regs_buff[932] = IXGBE_GET_STAT(adapter, prc64);
677 regs_buff[933] = IXGBE_GET_STAT(adapter, prc127);
678 regs_buff[934] = IXGBE_GET_STAT(adapter, prc255);
679 regs_buff[935] = IXGBE_GET_STAT(adapter, prc511);
680 regs_buff[936] = IXGBE_GET_STAT(adapter, prc1023);
681 regs_buff[937] = IXGBE_GET_STAT(adapter, prc1522);
682 regs_buff[938] = IXGBE_GET_STAT(adapter, gprc);
683 regs_buff[939] = IXGBE_GET_STAT(adapter, bprc);
684 regs_buff[940] = IXGBE_GET_STAT(adapter, mprc);
685 regs_buff[941] = IXGBE_GET_STAT(adapter, gptc);
686 regs_buff[942] = IXGBE_GET_STAT(adapter, gorc);
687 regs_buff[944] = IXGBE_GET_STAT(adapter, gotc);
688 for (i = 0; i < 8; i++)
689 regs_buff[946 + i] = IXGBE_GET_STAT(adapter, rnbc[i]);
690 regs_buff[954] = IXGBE_GET_STAT(adapter, ruc);
691 regs_buff[955] = IXGBE_GET_STAT(adapter, rfc);
692 regs_buff[956] = IXGBE_GET_STAT(adapter, roc);
693 regs_buff[957] = IXGBE_GET_STAT(adapter, rjc);
694 regs_buff[958] = IXGBE_GET_STAT(adapter, mngprc);
695 regs_buff[959] = IXGBE_GET_STAT(adapter, mngpdc);
696 regs_buff[960] = IXGBE_GET_STAT(adapter, mngptc);
697 regs_buff[961] = IXGBE_GET_STAT(adapter, tor);
698 regs_buff[963] = IXGBE_GET_STAT(adapter, tpr);
699 regs_buff[964] = IXGBE_GET_STAT(adapter, tpt);
700 regs_buff[965] = IXGBE_GET_STAT(adapter, ptc64);
701 regs_buff[966] = IXGBE_GET_STAT(adapter, ptc127);
702 regs_buff[967] = IXGBE_GET_STAT(adapter, ptc255);
703 regs_buff[968] = IXGBE_GET_STAT(adapter, ptc511);
704 regs_buff[969] = IXGBE_GET_STAT(adapter, ptc1023);
705 regs_buff[970] = IXGBE_GET_STAT(adapter, ptc1522);
706 regs_buff[971] = IXGBE_GET_STAT(adapter, mptc);
707 regs_buff[972] = IXGBE_GET_STAT(adapter, bptc);
708 regs_buff[973] = IXGBE_GET_STAT(adapter, xec);
709 for (i = 0; i < 16; i++)
710 regs_buff[974 + i] = IXGBE_GET_STAT(adapter, qprc[i]);
711 for (i = 0; i < 16; i++)
712 regs_buff[990 + i] = IXGBE_GET_STAT(adapter, qptc[i]);
713 for (i = 0; i < 16; i++)
714 regs_buff[1006 + i] = IXGBE_GET_STAT(adapter, qbrc[i]);
715 for (i = 0; i < 16; i++)
716 regs_buff[1022 + i] = IXGBE_GET_STAT(adapter, qbtc[i]);
717
718 /* MAC */
719 regs_buff[1038] = IXGBE_READ_REG(hw, IXGBE_PCS1GCFIG);
720 regs_buff[1039] = IXGBE_READ_REG(hw, IXGBE_PCS1GLCTL);
721 regs_buff[1040] = IXGBE_READ_REG(hw, IXGBE_PCS1GLSTA);
722 regs_buff[1041] = IXGBE_READ_REG(hw, IXGBE_PCS1GDBG0);
723 regs_buff[1042] = IXGBE_READ_REG(hw, IXGBE_PCS1GDBG1);
724 regs_buff[1043] = IXGBE_READ_REG(hw, IXGBE_PCS1GANA);
725 regs_buff[1044] = IXGBE_READ_REG(hw, IXGBE_PCS1GANLP);
726 regs_buff[1045] = IXGBE_READ_REG(hw, IXGBE_PCS1GANNP);
727 regs_buff[1046] = IXGBE_READ_REG(hw, IXGBE_PCS1GANLPNP);
728 regs_buff[1047] = IXGBE_READ_REG(hw, IXGBE_HLREG0);
729 regs_buff[1048] = IXGBE_READ_REG(hw, IXGBE_HLREG1);
730 regs_buff[1049] = IXGBE_READ_REG(hw, IXGBE_PAP);
731 regs_buff[1050] = IXGBE_READ_REG(hw, IXGBE_MACA);
732 regs_buff[1051] = IXGBE_READ_REG(hw, IXGBE_APAE);
733 regs_buff[1052] = IXGBE_READ_REG(hw, IXGBE_ARD);
734 regs_buff[1053] = IXGBE_READ_REG(hw, IXGBE_AIS);
735 regs_buff[1054] = IXGBE_READ_REG(hw, IXGBE_MSCA);
736 regs_buff[1055] = IXGBE_READ_REG(hw, IXGBE_MSRWD);
737 regs_buff[1056] = IXGBE_READ_REG(hw, IXGBE_MLADD);
738 regs_buff[1057] = IXGBE_READ_REG(hw, IXGBE_MHADD);
739 regs_buff[1058] = IXGBE_READ_REG(hw, IXGBE_TREG);
740 regs_buff[1059] = IXGBE_READ_REG(hw, IXGBE_PCSS1);
741 regs_buff[1060] = IXGBE_READ_REG(hw, IXGBE_PCSS2);
742 regs_buff[1061] = IXGBE_READ_REG(hw, IXGBE_XPCSS);
743 regs_buff[1062] = IXGBE_READ_REG(hw, IXGBE_SERDESC);
744 regs_buff[1063] = IXGBE_READ_REG(hw, IXGBE_MACS);
745 regs_buff[1064] = IXGBE_READ_REG(hw, IXGBE_AUTOC);
746 regs_buff[1065] = IXGBE_READ_REG(hw, IXGBE_LINKS);
747 regs_buff[1066] = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
748 regs_buff[1067] = IXGBE_READ_REG(hw, IXGBE_AUTOC3);
749 regs_buff[1068] = IXGBE_READ_REG(hw, IXGBE_ANLP1);
750 regs_buff[1069] = IXGBE_READ_REG(hw, IXGBE_ANLP2);
751 regs_buff[1070] = IXGBE_READ_REG(hw, IXGBE_ATLASCTL);
752
753 /* Diagnostic */
754 regs_buff[1071] = IXGBE_READ_REG(hw, IXGBE_RDSTATCTL);
755 for (i = 0; i < 8; i++)
98c00a1c 756 regs_buff[1072 + i] = IXGBE_READ_REG(hw, IXGBE_RDSTAT(i));
9a799d71 757 regs_buff[1080] = IXGBE_READ_REG(hw, IXGBE_RDHMPN);
98c00a1c
JB		 758 for (i = 0; i < 4; i++)
759 regs_buff[1081 + i] = IXGBE_READ_REG(hw, IXGBE_RIC_DW(i));
9a799d71
AK		 760 regs_buff[1085] = IXGBE_READ_REG(hw, IXGBE_RDPROBE);
761 regs_buff[1086] = IXGBE_READ_REG(hw, IXGBE_TDSTATCTL);
762 for (i = 0; i < 8; i++)
98c00a1c 763 regs_buff[1087 + i] = IXGBE_READ_REG(hw, IXGBE_TDSTAT(i));
9a799d71 764 regs_buff[1095] = IXGBE_READ_REG(hw, IXGBE_TDHMPN);
98c00a1c
JB		 765 for (i = 0; i < 4; i++)
766 regs_buff[1096 + i] = IXGBE_READ_REG(hw, IXGBE_TIC_DW(i));
9a799d71
AK		 767 regs_buff[1100] = IXGBE_READ_REG(hw, IXGBE_TDPROBE);
768 regs_buff[1101] = IXGBE_READ_REG(hw, IXGBE_TXBUFCTRL);
769 regs_buff[1102] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA0);
770 regs_buff[1103] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA1);
771 regs_buff[1104] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA2);
772 regs_buff[1105] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA3);
773 regs_buff[1106] = IXGBE_READ_REG(hw, IXGBE_RXBUFCTRL);
774 regs_buff[1107] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA0);
775 regs_buff[1108] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA1);
776 regs_buff[1109] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA2);
777 regs_buff[1110] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA3);
778 for (i = 0; i < 8; i++)
98c00a1c 779 regs_buff[1111 + i] = IXGBE_READ_REG(hw, IXGBE_PCIE_DIAG(i));
9a799d71
AK		 780 regs_buff[1119] = IXGBE_READ_REG(hw, IXGBE_RFVAL);
781 regs_buff[1120] = IXGBE_READ_REG(hw, IXGBE_MDFTC1);
782 regs_buff[1121] = IXGBE_READ_REG(hw, IXGBE_MDFTC2);
783 regs_buff[1122] = IXGBE_READ_REG(hw, IXGBE_MDFTFIFO1);
784 regs_buff[1123] = IXGBE_READ_REG(hw, IXGBE_MDFTFIFO2);
785 regs_buff[1124] = IXGBE_READ_REG(hw, IXGBE_MDFTS);
786 regs_buff[1125] = IXGBE_READ_REG(hw, IXGBE_PCIEECCCTL);
787 regs_buff[1126] = IXGBE_READ_REG(hw, IXGBE_PBTXECC);
788 regs_buff[1127] = IXGBE_READ_REG(hw, IXGBE_PBRXECC);
789}
790
791static int ixgbe_get_eeprom_len(struct net_device *netdev)
792{
793 struct ixgbe_adapter *adapter = netdev_priv(netdev);
794 return adapter->hw.eeprom.word_size * 2;
795}
796
797static int ixgbe_get_eeprom(struct net_device *netdev,
b4617240 798 struct ethtool_eeprom *eeprom, u8 *bytes)
9a799d71
AK		 799{
800 struct ixgbe_adapter *adapter = netdev_priv(netdev);
801 struct ixgbe_hw *hw = &adapter->hw;
802 u16 *eeprom_buff;
803 int first_word, last_word, eeprom_len;
804 int ret_val = 0;
805 u16 i;
806
807 if (eeprom->len == 0)
808 return -EINVAL;
809
810 eeprom->magic = hw->vendor_id | (hw->device_id << 16);
811
812 first_word = eeprom->offset >> 1;
813 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
814 eeprom_len = last_word - first_word + 1;
815
816 eeprom_buff = kmalloc(sizeof(u16) * eeprom_len, GFP_KERNEL);
817 if (!eeprom_buff)
818 return -ENOMEM;
819
820 for (i = 0; i < eeprom_len; i++) {
c44ade9e 821 if ((ret_val = hw->eeprom.ops.read(hw, first_word + i,
b4617240 822 &eeprom_buff[i])))
9a799d71
AK		 823 break;
824 }
825
826 /* Device's eeprom is always little-endian, word addressable */
827 for (i = 0; i < eeprom_len; i++)
828 le16_to_cpus(&eeprom_buff[i]);
829
830 memcpy(bytes, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
831 kfree(eeprom_buff);
832
833 return ret_val;
834}
835
836static void ixgbe_get_drvinfo(struct net_device *netdev,
b4617240 837 struct ethtool_drvinfo *drvinfo)
9a799d71
AK		 838{
839 struct ixgbe_adapter *adapter = netdev_priv(netdev);
34b0368c 840 char firmware_version[32];
9a799d71 841
9fe93afd
DS		 842 strncpy(drvinfo->driver, ixgbe_driver_name,
843 sizeof(drvinfo->driver) - 1);
083fc582 844 strncpy(drvinfo->version, ixgbe_driver_version,
9fe93afd 845 sizeof(drvinfo->version) - 1);
083fc582
DS		 846
847 snprintf(firmware_version, sizeof(firmware_version), "%d.%d-%d",
848 (adapter->eeprom_version & 0xF000) >> 12,
849 (adapter->eeprom_version & 0x0FF0) >> 4,
850 adapter->eeprom_version & 0x000F);
851
852 strncpy(drvinfo->fw_version, firmware_version,
853 sizeof(drvinfo->fw_version));
854 strncpy(drvinfo->bus_info, pci_name(adapter->pdev),
855 sizeof(drvinfo->bus_info));
9a799d71 856 drvinfo->n_stats = IXGBE_STATS_LEN;
da4dd0f7 857 drvinfo->testinfo_len = IXGBE_TEST_LEN;
9a799d71
AK		 858 drvinfo->regdump_len = ixgbe_get_regs_len(netdev);
859}
860
861static void ixgbe_get_ringparam(struct net_device *netdev,
b4617240 862 struct ethtool_ringparam *ring)
9a799d71
AK		 863{
864 struct ixgbe_adapter *adapter = netdev_priv(netdev);
4a0b9ca0
PW		 865 struct ixgbe_ring *tx_ring = adapter->tx_ring[0];
866 struct ixgbe_ring *rx_ring = adapter->rx_ring[0];
9a799d71
AK		 867
868 ring->rx_max_pending = IXGBE_MAX_RXD;
869 ring->tx_max_pending = IXGBE_MAX_TXD;
870 ring->rx_mini_max_pending = 0;
871 ring->rx_jumbo_max_pending = 0;
872 ring->rx_pending = rx_ring->count;
873 ring->tx_pending = tx_ring->count;
874 ring->rx_mini_pending = 0;
875 ring->rx_jumbo_pending = 0;
876}
877
878static int ixgbe_set_ringparam(struct net_device *netdev,
b4617240 879 struct ethtool_ringparam *ring)
9a799d71
AK		 880{
881 struct ixgbe_adapter *adapter = netdev_priv(netdev);
f9ed8854 882 struct ixgbe_ring *temp_tx_ring, *temp_rx_ring;
759884b4 883 int i, err = 0;
c431f97e 884 u32 new_rx_count, new_tx_count;
f9ed8854 885 bool need_update = false;
9a799d71
AK		 886
887 if ((ring->rx_mini_pending) || (ring->rx_jumbo_pending))
888 return -EINVAL;
889
890 new_rx_count = max(ring->rx_pending, (u32)IXGBE_MIN_RXD);
891 new_rx_count = min(new_rx_count, (u32)IXGBE_MAX_RXD);
892 new_rx_count = ALIGN(new_rx_count, IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE);
893
894 new_tx_count = max(ring->tx_pending, (u32)IXGBE_MIN_TXD);
895 new_tx_count = min(new_tx_count, (u32)IXGBE_MAX_TXD);
896 new_tx_count = ALIGN(new_tx_count, IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE);
897
4a0b9ca0
PW		 898 if ((new_tx_count == adapter->tx_ring[0]->count) &&
899 (new_rx_count == adapter->rx_ring[0]->count)) {
9a799d71
AK		 900 /* nothing to do */
901 return 0;
902 }
903
d4f80882
AV		 904 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
905 msleep(1);
906
759884b4
AD		 907 if (!netif_running(adapter->netdev)) {
908 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 909 adapter->tx_ring[i]->count = new_tx_count;
759884b4 910 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 911 adapter->rx_ring[i]->count = new_rx_count;
759884b4
AD		 912 adapter->tx_ring_count = new_tx_count;
913 adapter->rx_ring_count = new_rx_count;
4a0b9ca0 914 goto clear_reset;
759884b4
AD		 915 }
916
4a0b9ca0 917 temp_tx_ring = vmalloc(adapter->num_tx_queues * sizeof(struct ixgbe_ring));
f9ed8854
MC		 918 if (!temp_tx_ring) {
919 err = -ENOMEM;
4a0b9ca0 920 goto clear_reset;
f9ed8854
MC		 921 }
922
923 if (new_tx_count != adapter->tx_ring_count) {
9a799d71 924 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 925 memcpy(&temp_tx_ring[i], adapter->tx_ring[i],
926 sizeof(struct ixgbe_ring));
f9ed8854 927 temp_tx_ring[i].count = new_tx_count;
b6ec895e 928 err = ixgbe_setup_tx_resources(&temp_tx_ring[i]);
9a799d71 929 if (err) {
c431f97e
JB		 930 while (i) {
931 i--;
b6ec895e 932 ixgbe_free_tx_resources(&temp_tx_ring[i]);
c431f97e 933 }
4a0b9ca0 934 goto clear_reset;
9a799d71 935 }
9a799d71 936 }
f9ed8854 937 need_update = true;
9a799d71
AK		 938 }
939
4a0b9ca0
PW		 940 temp_rx_ring = vmalloc(adapter->num_rx_queues * sizeof(struct ixgbe_ring));
941 if (!temp_rx_ring) {
f9ed8854
MC		 942 err = -ENOMEM;
943 goto err_setup;
d3fa4721 944 }
9a799d71 945
f9ed8854 946 if (new_rx_count != adapter->rx_ring_count) {
c431f97e 947 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 948 memcpy(&temp_rx_ring[i], adapter->rx_ring[i],
949 sizeof(struct ixgbe_ring));
f9ed8854 950 temp_rx_ring[i].count = new_rx_count;
b6ec895e 951 err = ixgbe_setup_rx_resources(&temp_rx_ring[i]);
9a799d71 952 if (err) {
c431f97e
JB		 953 while (i) {
954 i--;
b6ec895e 955 ixgbe_free_rx_resources(&temp_rx_ring[i]);
c431f97e 956 }
9a799d71
AK		 957 goto err_setup;
958 }
9a799d71 959 }
f9ed8854
MC		 960 need_update = true;
961 }
962
963 /* if rings need to be updated, here's the place to do it in one shot */
964 if (need_update) {
759884b4 965 ixgbe_down(adapter);
f9ed8854
MC		 966
967 /* tx */
968 if (new_tx_count != adapter->tx_ring_count) {
4a0b9ca0 969 for (i = 0; i < adapter->num_tx_queues; i++) {
b6ec895e 970 ixgbe_free_tx_resources(adapter->tx_ring[i]);
4a0b9ca0
PW		 971 memcpy(adapter->tx_ring[i], &temp_tx_ring[i],
972 sizeof(struct ixgbe_ring));
973 }
f9ed8854
MC		 974 adapter->tx_ring_count = new_tx_count;
975 }
976
977 /* rx */
978 if (new_rx_count != adapter->rx_ring_count) {
4a0b9ca0 979 for (i = 0; i < adapter->num_rx_queues; i++) {
b6ec895e 980 ixgbe_free_rx_resources(adapter->rx_ring[i]);
4a0b9ca0
PW		 981 memcpy(adapter->rx_ring[i], &temp_rx_ring[i],
982 sizeof(struct ixgbe_ring));
983 }
f9ed8854
MC		 984 adapter->rx_ring_count = new_rx_count;
985 }
f9ed8854 986 ixgbe_up(adapter);
759884b4 987 }
4a0b9ca0
PW		 988
989 vfree(temp_rx_ring);
f9ed8854 990err_setup:
4a0b9ca0
PW		 991 vfree(temp_tx_ring);
992clear_reset:
d4f80882 993 clear_bit(__IXGBE_RESETTING, &adapter->state);
9a799d71
AK		 994 return err;
995}
996
b9f2c044 997static int ixgbe_get_sset_count(struct net_device *netdev, int sset)
9a799d71 998{
b9f2c044 999 switch (sset) {
da4dd0f7
PWJ		 1000 case ETH_SS_TEST:
1001 return IXGBE_TEST_LEN;
b9f2c044
JG		 1002 case ETH_SS_STATS:
1003 return IXGBE_STATS_LEN;
9a713e7c 1004 case ETH_SS_NTUPLE_FILTERS:
807540ba
ED		 1005 return ETHTOOL_MAX_NTUPLE_LIST_ENTRY *
1006 ETHTOOL_MAX_NTUPLE_STRING_PER_ENTRY;
b9f2c044
JG		 1007 default:
1008 return -EOPNOTSUPP;
1009 }
9a799d71
AK		 1010}
1011
1012static void ixgbe_get_ethtool_stats(struct net_device *netdev,
b4617240 1013 struct ethtool_stats *stats, u64 *data)
9a799d71
AK		 1014{
1015 struct ixgbe_adapter *adapter = netdev_priv(netdev);
28172739
ED		 1016 struct rtnl_link_stats64 temp;
1017 const struct rtnl_link_stats64 *net_stats;
de1036b1
ED		 1018 unsigned int start;
1019 struct ixgbe_ring *ring;
1020 int i, j;
29c3a050 1021 char *p = NULL;
9a799d71
AK		 1022
1023 ixgbe_update_stats(adapter);
28172739 1024 net_stats = dev_get_stats(netdev, &temp);
9a799d71 1025 for (i = 0; i < IXGBE_GLOBAL_STATS_LEN; i++) {
29c3a050
AK		 1026 switch (ixgbe_gstrings_stats[i].type) {
1027 case NETDEV_STATS:
28172739 1028 p = (char *) net_stats +
29c3a050
AK		 1029 ixgbe_gstrings_stats[i].stat_offset;
1030 break;
1031 case IXGBE_STATS:
1032 p = (char *) adapter +
1033 ixgbe_gstrings_stats[i].stat_offset;
1034 break;
1035 }
1036
9a799d71 1037 data[i] = (ixgbe_gstrings_stats[i].sizeof_stat ==
b4617240 1038 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
9a799d71
AK		 1039 }
1040 for (j = 0; j < adapter->num_tx_queues; j++) {
de1036b1
ED		 1041 ring = adapter->tx_ring[j];
1042 do {
1043 start = u64_stats_fetch_begin_bh(&ring->syncp);
1044 data[i] = ring->stats.packets;
1045 data[i+1] = ring->stats.bytes;
1046 } while (u64_stats_fetch_retry_bh(&ring->syncp, start));
1047 i += 2;
9a799d71
AK		 1048 }
1049 for (j = 0; j < adapter->num_rx_queues; j++) {
de1036b1
ED		 1050 ring = adapter->rx_ring[j];
1051 do {
1052 start = u64_stats_fetch_begin_bh(&ring->syncp);
1053 data[i] = ring->stats.packets;
1054 data[i+1] = ring->stats.bytes;
1055 } while (u64_stats_fetch_retry_bh(&ring->syncp, start));
1056 i += 2;
9a799d71 1057 }
2f90b865
AD		 1058 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
1059 for (j = 0; j < MAX_TX_PACKET_BUFFERS; j++) {
1060 data[i++] = adapter->stats.pxontxc[j];
1061 data[i++] = adapter->stats.pxofftxc[j];
1062 }
1063 for (j = 0; j < MAX_RX_PACKET_BUFFERS; j++) {
1064 data[i++] = adapter->stats.pxonrxc[j];
1065 data[i++] = adapter->stats.pxoffrxc[j];
1066 }
1067 }
9a799d71
AK		 1068}
1069
1070static void ixgbe_get_strings(struct net_device *netdev, u32 stringset,
b4617240 1071 u8 *data)
9a799d71
AK		 1072{
1073 struct ixgbe_adapter *adapter = netdev_priv(netdev);
c44ade9e 1074 char *p = (char *)data;
9a799d71
AK		 1075 int i;
1076
1077 switch (stringset) {
da4dd0f7
PWJ		 1078 case ETH_SS_TEST:
1079 memcpy(data, *ixgbe_gstrings_test,
1080 IXGBE_TEST_LEN * ETH_GSTRING_LEN);
1081 break;
9a799d71
AK		 1082 case ETH_SS_STATS:
1083 for (i = 0; i < IXGBE_GLOBAL_STATS_LEN; i++) {
1084 memcpy(p, ixgbe_gstrings_stats[i].stat_string,
1085 ETH_GSTRING_LEN);
1086 p += ETH_GSTRING_LEN;
1087 }
1088 for (i = 0; i < adapter->num_tx_queues; i++) {
1089 sprintf(p, "tx_queue_%u_packets", i);
1090 p += ETH_GSTRING_LEN;
1091 sprintf(p, "tx_queue_%u_bytes", i);
1092 p += ETH_GSTRING_LEN;
1093 }
1094 for (i = 0; i < adapter->num_rx_queues; i++) {
1095 sprintf(p, "rx_queue_%u_packets", i);
1096 p += ETH_GSTRING_LEN;
1097 sprintf(p, "rx_queue_%u_bytes", i);
1098 p += ETH_GSTRING_LEN;
1099 }
2f90b865
AD		 1100 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
1101 for (i = 0; i < MAX_TX_PACKET_BUFFERS; i++) {
1102 sprintf(p, "tx_pb_%u_pxon", i);
bfb8cc31
DS		 1103 p += ETH_GSTRING_LEN;
1104 sprintf(p, "tx_pb_%u_pxoff", i);
1105 p += ETH_GSTRING_LEN;
2f90b865
AD		 1106 }
1107 for (i = 0; i < MAX_RX_PACKET_BUFFERS; i++) {
bfb8cc31
DS		 1108 sprintf(p, "rx_pb_%u_pxon", i);
1109 p += ETH_GSTRING_LEN;
1110 sprintf(p, "rx_pb_%u_pxoff", i);
1111 p += ETH_GSTRING_LEN;
2f90b865
AD		 1112 }
1113 }
b4617240 1114 /* BUG_ON(p - data != IXGBE_STATS_LEN * ETH_GSTRING_LEN); */
9a799d71
AK		 1115 break;
1116 }
1117}
1118
da4dd0f7
PWJ		 1119static int ixgbe_link_test(struct ixgbe_adapter *adapter, u64 *data)
1120{
1121 struct ixgbe_hw *hw = &adapter->hw;
1122 bool link_up;
1123 u32 link_speed = 0;
1124 *data = 0;
1125
1126 hw->mac.ops.check_link(hw, &link_speed, &link_up, true);
1127 if (link_up)
1128 return *data;
1129 else
1130 *data = 1;
1131 return *data;
1132}
1133
1134/* ethtool register test data */
1135struct ixgbe_reg_test {
1136 u16 reg;
1137 u8 array_len;
1138 u8 test_type;
1139 u32 mask;
1140 u32 write;
1141};
1142
1143/* In the hardware, registers are laid out either singly, in arrays
1144 * spaced 0x40 bytes apart, or in contiguous tables. We assume
1145 * most tests take place on arrays or single registers (handled
1146 * as a single-element array) and special-case the tables.
1147 * Table tests are always pattern tests.
1148 *
1149 * We also make provision for some required setup steps by specifying
1150 * registers to be written without any read-back testing.
1151 */
1152
1153#define PATTERN_TEST 1
1154#define SET_READ_TEST 2
1155#define WRITE_NO_TEST 3
1156#define TABLE32_TEST 4
1157#define TABLE64_TEST_LO 5
1158#define TABLE64_TEST_HI 6
1159
1160/* default 82599 register test */
66744500 1161static const struct ixgbe_reg_test reg_test_82599[] = {
da4dd0f7
PWJ		 1162 { IXGBE_FCRTL_82599(0), 1, PATTERN_TEST, 0x8007FFF0, 0x8007FFF0 },
1163 { IXGBE_FCRTH_82599(0), 1, PATTERN_TEST, 0x8007FFF0, 0x8007FFF0 },
1164 { IXGBE_PFCTOP, 1, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1165 { IXGBE_VLNCTRL, 1, PATTERN_TEST, 0x00000000, 0x00000000 },
1166 { IXGBE_RDBAL(0), 4, PATTERN_TEST, 0xFFFFFF80, 0xFFFFFF80 },
1167 { IXGBE_RDBAH(0), 4, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1168 { IXGBE_RDLEN(0), 4, PATTERN_TEST, 0x000FFF80, 0x000FFFFF },
1169 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, IXGBE_RXDCTL_ENABLE },
1170 { IXGBE_RDT(0), 4, PATTERN_TEST, 0x0000FFFF, 0x0000FFFF },
1171 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, 0 },
1172 { IXGBE_FCRTH(0), 1, PATTERN_TEST, 0x8007FFF0, 0x8007FFF0 },
1173 { IXGBE_FCTTV(0), 1, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1174 { IXGBE_TDBAL(0), 4, PATTERN_TEST, 0xFFFFFF80, 0xFFFFFFFF },
1175 { IXGBE_TDBAH(0), 4, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1176 { IXGBE_TDLEN(0), 4, PATTERN_TEST, 0x000FFF80, 0x000FFF80 },
1177 { IXGBE_RXCTRL, 1, SET_READ_TEST, 0x00000001, 0x00000001 },
1178 { IXGBE_RAL(0), 16, TABLE64_TEST_LO, 0xFFFFFFFF, 0xFFFFFFFF },
1179 { IXGBE_RAL(0), 16, TABLE64_TEST_HI, 0x8001FFFF, 0x800CFFFF },
1180 { IXGBE_MTA(0), 128, TABLE32_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1181 { 0, 0, 0, 0 }
1182};
1183
1184/* default 82598 register test */
66744500 1185static const struct ixgbe_reg_test reg_test_82598[] = {
da4dd0f7
PWJ		 1186 { IXGBE_FCRTL(0), 1, PATTERN_TEST, 0x8007FFF0, 0x8007FFF0 },
1187 { IXGBE_FCRTH(0), 1, PATTERN_TEST, 0x8007FFF0, 0x8007FFF0 },
1188 { IXGBE_PFCTOP, 1, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1189 { IXGBE_VLNCTRL, 1, PATTERN_TEST, 0x00000000, 0x00000000 },
1190 { IXGBE_RDBAL(0), 4, PATTERN_TEST, 0xFFFFFF80, 0xFFFFFFFF },
1191 { IXGBE_RDBAH(0), 4, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1192 { IXGBE_RDLEN(0), 4, PATTERN_TEST, 0x000FFF80, 0x000FFFFF },
1193 /* Enable all four RX queues before testing. */
1194 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, IXGBE_RXDCTL_ENABLE },
1195 /* RDH is read-only for 82598, only test RDT. */
1196 { IXGBE_RDT(0), 4, PATTERN_TEST, 0x0000FFFF, 0x0000FFFF },
1197 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, 0 },
1198 { IXGBE_FCRTH(0), 1, PATTERN_TEST, 0x8007FFF0, 0x8007FFF0 },
1199 { IXGBE_FCTTV(0), 1, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1200 { IXGBE_TIPG, 1, PATTERN_TEST, 0x000000FF, 0x000000FF },
1201 { IXGBE_TDBAL(0), 4, PATTERN_TEST, 0xFFFFFF80, 0xFFFFFFFF },
1202 { IXGBE_TDBAH(0), 4, PATTERN_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1203 { IXGBE_TDLEN(0), 4, PATTERN_TEST, 0x000FFF80, 0x000FFFFF },
1204 { IXGBE_RXCTRL, 1, SET_READ_TEST, 0x00000003, 0x00000003 },
1205 { IXGBE_DTXCTL, 1, SET_READ_TEST, 0x00000005, 0x00000005 },
1206 { IXGBE_RAL(0), 16, TABLE64_TEST_LO, 0xFFFFFFFF, 0xFFFFFFFF },
1207 { IXGBE_RAL(0), 16, TABLE64_TEST_HI, 0x800CFFFF, 0x800CFFFF },
1208 { IXGBE_MTA(0), 128, TABLE32_TEST, 0xFFFFFFFF, 0xFFFFFFFF },
1209 { 0, 0, 0, 0 }
1210};
1211
66744500
JK		 1212static const u32 register_test_patterns[] = {
1213 0x5A5A5A5A, 0xA5A5A5A5, 0x00000000, 0xFFFFFFFF
1214};
1215
da4dd0f7
PWJ		 1216#define REG_PATTERN_TEST(R, M, W) \
1217{ \
1218 u32 pat, val, before; \
66744500 1219 for (pat = 0; pat < ARRAY_SIZE(register_test_patterns); pat++) { \
da4dd0f7 1220 before = readl(adapter->hw.hw_addr + R); \
66744500
JK		 1221 writel((register_test_patterns[pat] & W), \
1222 (adapter->hw.hw_addr + R)); \
da4dd0f7 1223 val = readl(adapter->hw.hw_addr + R); \
66744500
JK		 1224 if (val != (register_test_patterns[pat] & W & M)) { \
1225 e_err(drv, "pattern test reg %04X failed: got " \
1226 "0x%08X expected 0x%08X\n", \
1227 R, val, (register_test_patterns[pat] & W & M)); \
da4dd0f7
PWJ		 1228 *data = R; \
1229 writel(before, adapter->hw.hw_addr + R); \
1230 return 1; \
1231 } \
1232 writel(before, adapter->hw.hw_addr + R); \
1233 } \
1234}
1235
1236#define REG_SET_AND_CHECK(R, M, W) \
1237{ \
1238 u32 val, before; \
1239 before = readl(adapter->hw.hw_addr + R); \
1240 writel((W & M), (adapter->hw.hw_addr + R)); \
1241 val = readl(adapter->hw.hw_addr + R); \
1242 if ((W & M) != (val & M)) { \
396e799c
ET		 1243 e_err(drv, "set/check reg %04X test failed: got 0x%08X " \
1244 "expected 0x%08X\n", R, (val & M), (W & M)); \
da4dd0f7
PWJ		 1245 *data = R; \
1246 writel(before, (adapter->hw.hw_addr + R)); \
1247 return 1; \
1248 } \
1249 writel(before, (adapter->hw.hw_addr + R)); \
1250}
1251
1252static int ixgbe_reg_test(struct ixgbe_adapter *adapter, u64 *data)
1253{
66744500 1254 const struct ixgbe_reg_test *test;
da4dd0f7
PWJ		 1255 u32 value, before, after;
1256 u32 i, toggle;
1257
bd508178
AD		 1258 switch (adapter->hw.mac.type) {
1259 case ixgbe_mac_82598EB:
da4dd0f7
PWJ		 1260 toggle = 0x7FFFF3FF;
1261 test = reg_test_82598;
bd508178
AD		 1262 break;
1263 case ixgbe_mac_82599EB:
b93a2226 1264 case ixgbe_mac_X540:
bd508178
AD		 1265 toggle = 0x7FFFF30F;
1266 test = reg_test_82599;
1267 break;
1268 default:
1269 *data = 1;
1270 return 1;
1271 break;
da4dd0f7
PWJ		 1272 }
1273
1274 /*
1275 * Because the status register is such a special case,
1276 * we handle it separately from the rest of the register
1277 * tests. Some bits are read-only, some toggle, and some
1278 * are writeable on newer MACs.
1279 */
1280 before = IXGBE_READ_REG(&adapter->hw, IXGBE_STATUS);
1281 value = (IXGBE_READ_REG(&adapter->hw, IXGBE_STATUS) & toggle);
1282 IXGBE_WRITE_REG(&adapter->hw, IXGBE_STATUS, toggle);
1283 after = IXGBE_READ_REG(&adapter->hw, IXGBE_STATUS) & toggle;
1284 if (value != after) {
396e799c
ET		 1285 e_err(drv, "failed STATUS register test got: 0x%08X "
1286 "expected: 0x%08X\n", after, value);
da4dd0f7
PWJ		 1287 *data = 1;
1288 return 1;
1289 }
1290 /* restore previous status */
1291 IXGBE_WRITE_REG(&adapter->hw, IXGBE_STATUS, before);
1292
1293 /*
1294 * Perform the remainder of the register test, looping through
1295 * the test table until we either fail or reach the null entry.
1296 */
1297 while (test->reg) {
1298 for (i = 0; i < test->array_len; i++) {
1299 switch (test->test_type) {
1300 case PATTERN_TEST:
1301 REG_PATTERN_TEST(test->reg + (i * 0x40),
1302 test->mask,
1303 test->write);
1304 break;
1305 case SET_READ_TEST:
1306 REG_SET_AND_CHECK(test->reg + (i * 0x40),
1307 test->mask,
1308 test->write);
1309 break;
1310 case WRITE_NO_TEST:
1311 writel(test->write,
1312 (adapter->hw.hw_addr + test->reg)
1313 + (i * 0x40));
1314 break;
1315 case TABLE32_TEST:
1316 REG_PATTERN_TEST(test->reg + (i * 4),
1317 test->mask,
1318 test->write);
1319 break;
1320 case TABLE64_TEST_LO:
1321 REG_PATTERN_TEST(test->reg + (i * 8),
1322 test->mask,
1323 test->write);
1324 break;
1325 case TABLE64_TEST_HI:
1326 REG_PATTERN_TEST((test->reg + 4) + (i * 8),
1327 test->mask,
1328 test->write);
1329 break;
1330 }
1331 }
1332 test++;
1333 }
1334
1335 *data = 0;
1336 return 0;
1337}
1338
1339static int ixgbe_eeprom_test(struct ixgbe_adapter *adapter, u64 *data)
1340{
1341 struct ixgbe_hw *hw = &adapter->hw;
1342 if (hw->eeprom.ops.validate_checksum(hw, NULL))
1343 *data = 1;
1344 else
1345 *data = 0;
1346 return *data;
1347}
1348
1349static irqreturn_t ixgbe_test_intr(int irq, void *data)
1350{
1351 struct net_device *netdev = (struct net_device *) data;
1352 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1353
1354 adapter->test_icr |= IXGBE_READ_REG(&adapter->hw, IXGBE_EICR);
1355
1356 return IRQ_HANDLED;
1357}
1358
1359static int ixgbe_intr_test(struct ixgbe_adapter *adapter, u64 *data)
1360{
1361 struct net_device *netdev = adapter->netdev;
1362 u32 mask, i = 0, shared_int = true;
1363 u32 irq = adapter->pdev->irq;
1364
1365 *data = 0;
1366
1367 /* Hook up test interrupt handler just for this test */
1368 if (adapter->msix_entries) {
1369 /* NOTE: we don't test MSI-X interrupts here, yet */
1370 return 0;
1371 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
1372 shared_int = false;
a0607fd3 1373 if (request_irq(irq, ixgbe_test_intr, 0, netdev->name,
da4dd0f7
PWJ		 1374 netdev)) {
1375 *data = 1;
1376 return -1;
1377 }
a0607fd3 1378 } else if (!request_irq(irq, ixgbe_test_intr, IRQF_PROBE_SHARED,
da4dd0f7
PWJ		 1379 netdev->name, netdev)) {
1380 shared_int = false;
a0607fd3 1381 } else if (request_irq(irq, ixgbe_test_intr, IRQF_SHARED,
da4dd0f7
PWJ		 1382 netdev->name, netdev)) {
1383 *data = 1;
1384 return -1;
1385 }
396e799c
ET		 1386 e_info(hw, "testing %s interrupt\n", shared_int ?
1387 "shared" : "unshared");
da4dd0f7
PWJ		 1388
1389 /* Disable all the interrupts */
1390 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFFFFFF);
1391 msleep(10);
1392
1393 /* Test each interrupt */
1394 for (; i < 10; i++) {
1395 /* Interrupt to test */
1396 mask = 1 << i;
1397
1398 if (!shared_int) {
1399 /*
1400 * Disable the interrupts to be reported in
1401 * the cause register and then force the same
1402 * interrupt and see if one gets posted. If
1403 * an interrupt was posted to the bus, the
1404 * test failed.
1405 */
1406 adapter->test_icr = 0;
1407 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC,
1408 ~mask & 0x00007FFF);
1409 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS,
1410 ~mask & 0x00007FFF);
1411 msleep(10);
1412
1413 if (adapter->test_icr & mask) {
1414 *data = 3;
1415 break;
1416 }
1417 }
1418
1419 /*
1420 * Enable the interrupt to be reported in the cause
1421 * register and then force the same interrupt and see
1422 * if one gets posted. If an interrupt was not posted
1423 * to the bus, the test failed.
1424 */
1425 adapter->test_icr = 0;
1426 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
1427 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
1428 msleep(10);
1429
1430 if (!(adapter->test_icr &mask)) {
1431 *data = 4;
1432 break;
1433 }
1434
1435 if (!shared_int) {
1436 /*
1437 * Disable the other interrupts to be reported in
1438 * the cause register and then force the other
1439 * interrupts and see if any get posted. If
1440 * an interrupt was posted to the bus, the
1441 * test failed.
1442 */
1443 adapter->test_icr = 0;
1444 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC,
1445 ~mask & 0x00007FFF);
1446 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS,
1447 ~mask & 0x00007FFF);
1448 msleep(10);
1449
1450 if (adapter->test_icr) {
1451 *data = 5;
1452 break;
1453 }
1454 }
1455 }
1456
1457 /* Disable all the interrupts */
1458 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFFFFFF);
1459 msleep(10);
1460
1461 /* Unhook test interrupt handler */
1462 free_irq(irq, netdev);
1463
1464 return *data;
1465}
1466
1467static void ixgbe_free_desc_rings(struct ixgbe_adapter *adapter)
1468{
1469 struct ixgbe_ring *tx_ring = &adapter->test_tx_ring;
1470 struct ixgbe_ring *rx_ring = &adapter->test_rx_ring;
1471 struct ixgbe_hw *hw = &adapter->hw;
da4dd0f7 1472 u32 reg_ctl;
da4dd0f7
PWJ		 1473
1474 /* shut down the DMA engines now so they can be reinitialized later */
1475
1476 /* first Rx */
1477 reg_ctl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
1478 reg_ctl &= ~IXGBE_RXCTRL_RXEN;
1479 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, reg_ctl);
2d39d576 1480 ixgbe_disable_rx_queue(adapter, rx_ring);
da4dd0f7
PWJ		 1481
1482 /* now Tx */
84418e3b 1483 reg_ctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(tx_ring->reg_idx));
da4dd0f7 1484 reg_ctl &= ~IXGBE_TXDCTL_ENABLE;
84418e3b
AD		 1485 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(tx_ring->reg_idx), reg_ctl);
1486
bd508178
AD		 1487 switch (hw->mac.type) {
1488 case ixgbe_mac_82599EB:
b93a2226 1489 case ixgbe_mac_X540:
da4dd0f7
PWJ		 1490 reg_ctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1491 reg_ctl &= ~IXGBE_DMATXCTL_TE;
1492 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg_ctl);
bd508178
AD		 1493 break;
1494 default:
1495 break;
da4dd0f7
PWJ		 1496 }
1497
1498 ixgbe_reset(adapter);
1499
b6ec895e
AD		 1500 ixgbe_free_tx_resources(&adapter->test_tx_ring);
1501 ixgbe_free_rx_resources(&adapter->test_rx_ring);
da4dd0f7
PWJ		 1502}
1503
1504static int ixgbe_setup_desc_rings(struct ixgbe_adapter *adapter)
1505{
1506 struct ixgbe_ring *tx_ring = &adapter->test_tx_ring;
1507 struct ixgbe_ring *rx_ring = &adapter->test_rx_ring;
da4dd0f7 1508 u32 rctl, reg_data;
84418e3b
AD		 1509 int ret_val;
1510 int err;
da4dd0f7
PWJ		 1511
1512 /* Setup Tx descriptor ring and Tx buffers */
84418e3b
AD		 1513 tx_ring->count = IXGBE_DEFAULT_TXD;
1514 tx_ring->queue_index = 0;
b6ec895e 1515 tx_ring->dev = &adapter->pdev->dev;
fc77dc3c 1516 tx_ring->netdev = adapter->netdev;
84418e3b
AD		 1517 tx_ring->reg_idx = adapter->tx_ring[0]->reg_idx;
1518 tx_ring->numa_node = adapter->node;
da4dd0f7 1519
b6ec895e 1520 err = ixgbe_setup_tx_resources(tx_ring);
84418e3b
AD		 1521 if (err)
1522 return 1;
da4dd0f7 1523
bd508178
AD		 1524 switch (adapter->hw.mac.type) {
1525 case ixgbe_mac_82599EB:
b93a2226 1526 case ixgbe_mac_X540:
da4dd0f7
PWJ		 1527 reg_data = IXGBE_READ_REG(&adapter->hw, IXGBE_DMATXCTL);
1528 reg_data |= IXGBE_DMATXCTL_TE;
1529 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DMATXCTL, reg_data);
bd508178
AD		 1530 break;
1531 default:
1532 break;
da4dd0f7 1533 }
f4ec443b 1534
84418e3b 1535 ixgbe_configure_tx_ring(adapter, tx_ring);
da4dd0f7
PWJ		 1536
1537 /* Setup Rx Descriptor ring and Rx buffers */
84418e3b
AD		 1538 rx_ring->count = IXGBE_DEFAULT_RXD;
1539 rx_ring->queue_index = 0;
b6ec895e 1540 rx_ring->dev = &adapter->pdev->dev;
fc77dc3c 1541 rx_ring->netdev = adapter->netdev;
84418e3b
AD		 1542 rx_ring->reg_idx = adapter->rx_ring[0]->reg_idx;
1543 rx_ring->rx_buf_len = IXGBE_RXBUFFER_2048;
1544 rx_ring->numa_node = adapter->node;
1545
b6ec895e 1546 err = ixgbe_setup_rx_resources(rx_ring);
84418e3b 1547 if (err) {
da4dd0f7
PWJ		 1548 ret_val = 4;
1549 goto err_nomem;
1550 }
1551
da4dd0f7
PWJ		 1552 rctl = IXGBE_READ_REG(&adapter->hw, IXGBE_RXCTRL);
1553 IXGBE_WRITE_REG(&adapter->hw, IXGBE_RXCTRL, rctl & ~IXGBE_RXCTRL_RXEN);
da4dd0f7 1554
84418e3b 1555 ixgbe_configure_rx_ring(adapter, rx_ring);
da4dd0f7
PWJ		 1556
1557 rctl |= IXGBE_RXCTRL_RXEN | IXGBE_RXCTRL_DMBYPS;
1558 IXGBE_WRITE_REG(&adapter->hw, IXGBE_RXCTRL, rctl);
1559
da4dd0f7
PWJ		 1560 return 0;
1561
1562err_nomem:
1563 ixgbe_free_desc_rings(adapter);
1564 return ret_val;
1565}
1566
1567static int ixgbe_setup_loopback_test(struct ixgbe_adapter *adapter)
1568{
1569 struct ixgbe_hw *hw = &adapter->hw;
1570 u32 reg_data;
1571
1572 /* right now we only support MAC loopback in the driver */
da4dd0f7 1573 reg_data = IXGBE_READ_REG(&adapter->hw, IXGBE_HLREG0);
84418e3b 1574 /* Setup MAC loopback */
da4dd0f7
PWJ		 1575 reg_data |= IXGBE_HLREG0_LPBK;
1576 IXGBE_WRITE_REG(&adapter->hw, IXGBE_HLREG0, reg_data);
1577
84418e3b
AD		 1578 reg_data = IXGBE_READ_REG(&adapter->hw, IXGBE_FCTRL);
1579 reg_data |= IXGBE_FCTRL_BAM | IXGBE_FCTRL_SBP | IXGBE_FCTRL_MPE;
1580 IXGBE_WRITE_REG(&adapter->hw, IXGBE_FCTRL, reg_data);
1581
da4dd0f7
PWJ		 1582 reg_data = IXGBE_READ_REG(&adapter->hw, IXGBE_AUTOC);
1583 reg_data &= ~IXGBE_AUTOC_LMS_MASK;
1584 reg_data |= IXGBE_AUTOC_LMS_10G_LINK_NO_AN | IXGBE_AUTOC_FLU;
1585 IXGBE_WRITE_REG(&adapter->hw, IXGBE_AUTOC, reg_data);
84418e3b
AD		 1586 IXGBE_WRITE_FLUSH(&adapter->hw);
1587 msleep(10);
da4dd0f7
PWJ		 1588
1589 /* Disable Atlas Tx lanes; re-enabled in reset path */
1590 if (hw->mac.type == ixgbe_mac_82598EB) {
1591 u8 atlas;
1592
1593 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, &atlas);
1594 atlas |= IXGBE_ATLAS_PDN_TX_REG_EN;
1595 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, atlas);
1596
1597 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_10G, &atlas);
1598 atlas |= IXGBE_ATLAS_PDN_TX_10G_QL_ALL;
1599 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_10G, atlas);
1600
1601 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_1G, &atlas);
1602 atlas |= IXGBE_ATLAS_PDN_TX_1G_QL_ALL;
1603 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_1G, atlas);
1604
1605 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_AN, &atlas);
1606 atlas |= IXGBE_ATLAS_PDN_TX_AN_QL_ALL;
1607 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_AN, atlas);
1608 }
1609
1610 return 0;
1611}
1612
1613static void ixgbe_loopback_cleanup(struct ixgbe_adapter *adapter)
1614{
1615 u32 reg_data;
1616
1617 reg_data = IXGBE_READ_REG(&adapter->hw, IXGBE_HLREG0);
1618 reg_data &= ~IXGBE_HLREG0_LPBK;
1619 IXGBE_WRITE_REG(&adapter->hw, IXGBE_HLREG0, reg_data);
1620}
1621
1622static void ixgbe_create_lbtest_frame(struct sk_buff *skb,
1623 unsigned int frame_size)
1624{
1625 memset(skb->data, 0xFF, frame_size);
1626 frame_size &= ~1;
1627 memset(&skb->data[frame_size / 2], 0xAA, frame_size / 2 - 1);
1628 memset(&skb->data[frame_size / 2 + 10], 0xBE, 1);
1629 memset(&skb->data[frame_size / 2 + 12], 0xAF, 1);
1630}
1631
1632static int ixgbe_check_lbtest_frame(struct sk_buff *skb,
1633 unsigned int frame_size)
1634{
1635 frame_size &= ~1;
1636 if (*(skb->data + 3) == 0xFF) {
1637 if ((*(skb->data + frame_size / 2 + 10) == 0xBE) &&
1638 (*(skb->data + frame_size / 2 + 12) == 0xAF)) {
1639 return 0;
1640 }
1641 }
1642 return 13;
1643}
1644
fc77dc3c 1645static u16 ixgbe_clean_test_rings(struct ixgbe_ring *rx_ring,
84418e3b
AD		 1646 struct ixgbe_ring *tx_ring,
1647 unsigned int size)
1648{
1649 union ixgbe_adv_rx_desc *rx_desc;
1650 struct ixgbe_rx_buffer *rx_buffer_info;
1651 struct ixgbe_tx_buffer *tx_buffer_info;
1652 const int bufsz = rx_ring->rx_buf_len;
1653 u32 staterr;
1654 u16 rx_ntc, tx_ntc, count = 0;
1655
1656 /* initialize next to clean and descriptor values */
1657 rx_ntc = rx_ring->next_to_clean;
1658 tx_ntc = tx_ring->next_to_clean;
1659 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, rx_ntc);
1660 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
1661
1662 while (staterr & IXGBE_RXD_STAT_DD) {
1663 /* check Rx buffer */
1664 rx_buffer_info = &rx_ring->rx_buffer_info[rx_ntc];
1665
1666 /* unmap Rx buffer, will be remapped by alloc_rx_buffers */
b6ec895e 1667 dma_unmap_single(rx_ring->dev,
84418e3b
AD		 1668 rx_buffer_info->dma,
1669 bufsz,
1670 DMA_FROM_DEVICE);
1671 rx_buffer_info->dma = 0;
1672
1673 /* verify contents of skb */
1674 if (!ixgbe_check_lbtest_frame(rx_buffer_info->skb, size))
1675 count++;
1676
1677 /* unmap buffer on Tx side */
1678 tx_buffer_info = &tx_ring->tx_buffer_info[tx_ntc];
b6ec895e 1679 ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer_info);
84418e3b
AD		 1680
1681 /* increment Rx/Tx next to clean counters */
1682 rx_ntc++;
1683 if (rx_ntc == rx_ring->count)
1684 rx_ntc = 0;
1685 tx_ntc++;
1686 if (tx_ntc == tx_ring->count)
1687 tx_ntc = 0;
1688
1689 /* fetch next descriptor */
1690 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, rx_ntc);
1691 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
1692 }
1693
1694 /* re-map buffers to ring, store next to clean values */
fc77dc3c 1695 ixgbe_alloc_rx_buffers(rx_ring, count);
84418e3b
AD		 1696 rx_ring->next_to_clean = rx_ntc;
1697 tx_ring->next_to_clean = tx_ntc;
1698
1699 return count;
1700}
1701
da4dd0f7
PWJ		 1702static int ixgbe_run_loopback_test(struct ixgbe_adapter *adapter)
1703{
1704 struct ixgbe_ring *tx_ring = &adapter->test_tx_ring;
1705 struct ixgbe_ring *rx_ring = &adapter->test_rx_ring;
84418e3b
AD		 1706 int i, j, lc, good_cnt, ret_val = 0;
1707 unsigned int size = 1024;
1708 netdev_tx_t tx_ret_val;
1709 struct sk_buff *skb;
1710
1711 /* allocate test skb */
1712 skb = alloc_skb(size, GFP_KERNEL);
1713 if (!skb)
1714 return 11;
da4dd0f7 1715
84418e3b
AD		 1716 /* place data into test skb */
1717 ixgbe_create_lbtest_frame(skb, size);
1718 skb_put(skb, size);
da4dd0f7
PWJ		 1719
1720 /*
1721 * Calculate the loop count based on the largest descriptor ring
1722 * The idea is to wrap the largest ring a number of times using 64
1723 * send/receive pairs during each loop
1724 */
1725
1726 if (rx_ring->count <= tx_ring->count)
1727 lc = ((tx_ring->count / 64) * 2) + 1;
1728 else
1729 lc = ((rx_ring->count / 64) * 2) + 1;
1730
da4dd0f7 1731 for (j = 0; j <= lc; j++) {
84418e3b 1732 /* reset count of good packets */
da4dd0f7 1733 good_cnt = 0;
84418e3b
AD		 1734
1735 /* place 64 packets on the transmit queue*/
1736 for (i = 0; i < 64; i++) {
1737 skb_get(skb);
1738 tx_ret_val = ixgbe_xmit_frame_ring(skb,
84418e3b
AD		 1739 adapter,
1740 tx_ring);
1741 if (tx_ret_val == NETDEV_TX_OK)
da4dd0f7 1742 good_cnt++;
84418e3b
AD		 1743 }
1744
da4dd0f7 1745 if (good_cnt != 64) {
84418e3b 1746 ret_val = 12;
da4dd0f7
PWJ		 1747 break;
1748 }
84418e3b
AD		 1749
1750 /* allow 200 milliseconds for packets to go from Tx to Rx */
1751 msleep(200);
1752
fc77dc3c 1753 good_cnt = ixgbe_clean_test_rings(rx_ring, tx_ring, size);
84418e3b
AD		 1754 if (good_cnt != 64) {
1755 ret_val = 13;
da4dd0f7
PWJ		 1756 break;
1757 }
1758 }
1759
84418e3b
AD		 1760 /* free the original skb */
1761 kfree_skb(skb);
1762
da4dd0f7
PWJ		 1763 return ret_val;
1764}
1765
1766static int ixgbe_loopback_test(struct ixgbe_adapter *adapter, u64 *data)
1767{
1768 *data = ixgbe_setup_desc_rings(adapter);
1769 if (*data)
1770 goto out;
1771 *data = ixgbe_setup_loopback_test(adapter);
1772 if (*data)
1773 goto err_loopback;
1774 *data = ixgbe_run_loopback_test(adapter);
1775 ixgbe_loopback_cleanup(adapter);
1776
1777err_loopback:
1778 ixgbe_free_desc_rings(adapter);
1779out:
1780 return *data;
1781}
1782
1783static void ixgbe_diag_test(struct net_device *netdev,
1784 struct ethtool_test *eth_test, u64 *data)
1785{
1786 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1787 bool if_running = netif_running(netdev);
1788
1789 set_bit(__IXGBE_TESTING, &adapter->state);
1790 if (eth_test->flags == ETH_TEST_FL_OFFLINE) {
1791 /* Offline tests */
1792
396e799c 1793 e_info(hw, "offline testing starting\n");
da4dd0f7
PWJ		 1794
1795 /* Link test performed before hardware reset so autoneg doesn't
1796 * interfere with test result */
1797 if (ixgbe_link_test(adapter, &data[4]))
1798 eth_test->flags |= ETH_TEST_FL_FAILED;
1799
e7d481a6
GR		 1800 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
1801 int i;
1802 for (i = 0; i < adapter->num_vfs; i++) {
1803 if (adapter->vfinfo[i].clear_to_send) {
1804 netdev_warn(netdev, "%s",
1805 "offline diagnostic is not "
1806 "supported when VFs are "
1807 "present\n");
1808 data[0] = 1;
1809 data[1] = 1;
1810 data[2] = 1;
1811 data[3] = 1;
1812 eth_test->flags |= ETH_TEST_FL_FAILED;
1813 clear_bit(__IXGBE_TESTING,
1814 &adapter->state);
1815 goto skip_ol_tests;
1816 }
1817 }
1818 }
1819
da4dd0f7
PWJ		 1820 if (if_running)
1821 /* indicate we're in test mode */
1822 dev_close(netdev);
1823 else
1824 ixgbe_reset(adapter);
1825
396e799c 1826 e_info(hw, "register testing starting\n");
da4dd0f7
PWJ		 1827 if (ixgbe_reg_test(adapter, &data[0]))
1828 eth_test->flags |= ETH_TEST_FL_FAILED;
1829
1830 ixgbe_reset(adapter);
396e799c 1831 e_info(hw, "eeprom testing starting\n");
da4dd0f7
PWJ		 1832 if (ixgbe_eeprom_test(adapter, &data[1]))
1833 eth_test->flags |= ETH_TEST_FL_FAILED;
1834
1835 ixgbe_reset(adapter);
396e799c 1836 e_info(hw, "interrupt testing starting\n");
da4dd0f7
PWJ		 1837 if (ixgbe_intr_test(adapter, &data[2]))
1838 eth_test->flags |= ETH_TEST_FL_FAILED;
1839
bdbec4b8
GR		 1840 /* If SRIOV or VMDq is enabled then skip MAC
1841 * loopback diagnostic. */
1842 if (adapter->flags & (IXGBE_FLAG_SRIOV_ENABLED |
1843 IXGBE_FLAG_VMDQ_ENABLED)) {
396e799c
ET		 1844 e_info(hw, "Skip MAC loopback diagnostic in VT "
1845 "mode\n");
bdbec4b8
GR		 1846 data[3] = 0;
1847 goto skip_loopback;
1848 }
1849
da4dd0f7 1850 ixgbe_reset(adapter);
396e799c 1851 e_info(hw, "loopback testing starting\n");
da4dd0f7
PWJ		 1852 if (ixgbe_loopback_test(adapter, &data[3]))
1853 eth_test->flags |= ETH_TEST_FL_FAILED;
1854
bdbec4b8 1855skip_loopback:
da4dd0f7
PWJ		 1856 ixgbe_reset(adapter);
1857
1858 clear_bit(__IXGBE_TESTING, &adapter->state);
1859 if (if_running)
1860 dev_open(netdev);
1861 } else {
396e799c 1862 e_info(hw, "online testing starting\n");
da4dd0f7
PWJ		 1863 /* Online tests */
1864 if (ixgbe_link_test(adapter, &data[4]))
1865 eth_test->flags |= ETH_TEST_FL_FAILED;
1866
1867 /* Online tests aren't run; pass by default */
1868 data[0] = 0;
1869 data[1] = 0;
1870 data[2] = 0;
1871 data[3] = 0;
1872
1873 clear_bit(__IXGBE_TESTING, &adapter->state);
1874 }
e7d481a6 1875skip_ol_tests:
da4dd0f7
PWJ		 1876 msleep_interruptible(4 * 1000);
1877}
9a799d71 1878
d6c519e1
AD		 1879static int ixgbe_wol_exclusion(struct ixgbe_adapter *adapter,
1880 struct ethtool_wolinfo *wol)
1881{
1882 struct ixgbe_hw *hw = &adapter->hw;
1883 int retval = 1;
1884
0b077fea 1885 /* WOL not supported except for the following */
d6c519e1 1886 switch(hw->device_id) {
0b077fea
DS		 1887 case IXGBE_DEV_ID_82599_SFP:
1888 /* Only this subdevice supports WOL */
1889 if (hw->subsystem_device_id != IXGBE_SUBDEV_ID_82599_SFP) {
1890 wol->supported = 0;
1891 break;
1892 }
1893 retval = 0;
1894 break;
50d6c681
AD		 1895 case IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
1896 /* All except this subdevice support WOL */
1897 if (hw->subsystem_device_id ==
1898 IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ) {
1899 wol->supported = 0;
1900 break;
1901 }
0b077fea
DS		 1902 retval = 0;
1903 break;
d6c519e1
AD		 1904 case IXGBE_DEV_ID_82599_KX4:
1905 retval = 0;
1906 break;
1907 default:
1908 wol->supported = 0;
d6c519e1
AD		 1909 }
1910
1911 return retval;
1912}
1913
9a799d71 1914static void ixgbe_get_wol(struct net_device *netdev,
b4617240 1915 struct ethtool_wolinfo *wol)
9a799d71 1916{
e63d9762
PW		 1917 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1918
1919 wol->supported = WAKE_UCAST | WAKE_MCAST |
1920 WAKE_BCAST | WAKE_MAGIC;
9a799d71
AK		 1921 wol->wolopts = 0;
1922
d6c519e1
AD		 1923 if (ixgbe_wol_exclusion(adapter, wol) ||
1924 !device_can_wakeup(&adapter->pdev->dev))
e63d9762
PW		 1925 return;
1926
1927 if (adapter->wol & IXGBE_WUFC_EX)
1928 wol->wolopts |= WAKE_UCAST;
1929 if (adapter->wol & IXGBE_WUFC_MC)
1930 wol->wolopts |= WAKE_MCAST;
1931 if (adapter->wol & IXGBE_WUFC_BC)
1932 wol->wolopts |= WAKE_BCAST;
1933 if (adapter->wol & IXGBE_WUFC_MAG)
1934 wol->wolopts |= WAKE_MAGIC;
9a799d71
AK		 1935}
1936
e63d9762
PW		 1937static int ixgbe_set_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
1938{
1939 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1940
1941 if (wol->wolopts & (WAKE_PHY | WAKE_ARP | WAKE_MAGICSECURE))
1942 return -EOPNOTSUPP;
1943
d6c519e1
AD		 1944 if (ixgbe_wol_exclusion(adapter, wol))
1945 return wol->wolopts ? -EOPNOTSUPP : 0;
1946
e63d9762
PW		 1947 adapter->wol = 0;
1948
1949 if (wol->wolopts & WAKE_UCAST)
1950 adapter->wol |= IXGBE_WUFC_EX;
1951 if (wol->wolopts & WAKE_MCAST)
1952 adapter->wol |= IXGBE_WUFC_MC;
1953 if (wol->wolopts & WAKE_BCAST)
1954 adapter->wol |= IXGBE_WUFC_BC;
1955 if (wol->wolopts & WAKE_MAGIC)
1956 adapter->wol |= IXGBE_WUFC_MAG;
1957
1958 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
1959
1960 return 0;
1961}
1962
9a799d71
AK		 1963static int ixgbe_nway_reset(struct net_device *netdev)
1964{
1965 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1966
d4f80882
AV		 1967 if (netif_running(netdev))
1968 ixgbe_reinit_locked(adapter);
9a799d71
AK		 1969
1970 return 0;
1971}
1972
1973static int ixgbe_phys_id(struct net_device *netdev, u32 data)
1974{
1975 struct ixgbe_adapter *adapter = netdev_priv(netdev);
c44ade9e
JB		 1976 struct ixgbe_hw *hw = &adapter->hw;
1977 u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
9a799d71
AK		 1978 u32 i;
1979
1980 if (!data || data > 300)
1981 data = 300;
1982
1983 for (i = 0; i < (data * 1000); i += 400) {
c44ade9e 1984 hw->mac.ops.led_on(hw, IXGBE_LED_ON);
9a799d71 1985 msleep_interruptible(200);
c44ade9e 1986 hw->mac.ops.led_off(hw, IXGBE_LED_ON);
9a799d71
AK		 1987 msleep_interruptible(200);
1988 }
1989
1990 /* Restore LED settings */
1991 IXGBE_WRITE_REG(&adapter->hw, IXGBE_LEDCTL, led_reg);
1992
1993 return 0;
1994}
1995
1996static int ixgbe_get_coalesce(struct net_device *netdev,
b4617240 1997 struct ethtool_coalesce *ec)
9a799d71
AK		 1998{
1999 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2000
4a0b9ca0 2001 ec->tx_max_coalesced_frames_irq = adapter->tx_ring[0]->work_limit;
30efa5a3
JB		 2002
2003 /* only valid if in constant ITR mode */
f7554a2b 2004 switch (adapter->rx_itr_setting) {
30efa5a3
JB		 2005 case 0:
2006 /* throttling disabled */
2007 ec->rx_coalesce_usecs = 0;
2008 break;
2009 case 1:
2010 /* dynamic ITR mode */
2011 ec->rx_coalesce_usecs = 1;
2012 break;
2013 default:
2014 /* fixed interrupt rate mode */
f7554a2b 2015 ec->rx_coalesce_usecs = 1000000/adapter->rx_eitr_param;
30efa5a3
JB		 2016 break;
2017 }
f7554a2b 2018
cfb3f91a
SN		 2019 /* if in mixed tx/rx queues per vector mode, report only rx settings */
2020 if (adapter->q_vector[0]->txr_count && adapter->q_vector[0]->rxr_count)
2021 return 0;
2022
f7554a2b
NS		 2023 /* only valid if in constant ITR mode */
2024 switch (adapter->tx_itr_setting) {
2025 case 0:
2026 /* throttling disabled */
2027 ec->tx_coalesce_usecs = 0;
2028 break;
2029 case 1:
2030 /* dynamic ITR mode */
2031 ec->tx_coalesce_usecs = 1;
2032 break;
2033 default:
2034 ec->tx_coalesce_usecs = 1000000/adapter->tx_eitr_param;
2035 break;
2036 }
2037
9a799d71
AK		 2038 return 0;
2039}
2040
80fba3f4
AD		 2041/*
2042 * this function must be called before setting the new value of
2043 * rx_itr_setting
2044 */
2045static bool ixgbe_update_rsc(struct ixgbe_adapter *adapter,
2046 struct ethtool_coalesce *ec)
2047{
2048 struct net_device *netdev = adapter->netdev;
2049
2050 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE))
2051 return false;
2052
2053 /* if interrupt rate is too high then disable RSC */
2054 if (ec->rx_coalesce_usecs != 1 &&
2055 ec->rx_coalesce_usecs <= 1000000/IXGBE_MAX_RSC_INT_RATE) {
2056 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
2057 e_info(probe, "rx-usecs set too low, "
2058 "disabling RSC\n");
2059 adapter->flags2 &= ~IXGBE_FLAG2_RSC_ENABLED;
2060 return true;
2061 }
2062 } else {
2063 /* check the feature flag value and enable RSC if necessary */
2064 if ((netdev->features & NETIF_F_LRO) &&
2065 !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)) {
2066 e_info(probe, "rx-usecs set to %d, "
2067 "re-enabling RSC\n",
2068 ec->rx_coalesce_usecs);
2069 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
2070 return true;
2071 }
2072 }
2073 return false;
2074}
2075
9a799d71 2076static int ixgbe_set_coalesce(struct net_device *netdev,
b4617240 2077 struct ethtool_coalesce *ec)
9a799d71
AK		 2078{
2079 struct ixgbe_adapter *adapter = netdev_priv(netdev);
237057ad 2080 struct ixgbe_q_vector *q_vector;
30efa5a3 2081 int i;
ef021194 2082 bool need_reset = false;
9a799d71 2083
cfb3f91a
SN		 2084 /* don't accept tx specific changes if we've got mixed RxTx vectors */
2085 if (adapter->q_vector[0]->txr_count && adapter->q_vector[0]->rxr_count
2086 && ec->tx_coalesce_usecs)
f7554a2b
NS		 2087 return -EINVAL;
2088
9a799d71 2089 if (ec->tx_max_coalesced_frames_irq)
4a0b9ca0 2090 adapter->tx_ring[0]->work_limit = ec->tx_max_coalesced_frames_irq;
30efa5a3
JB		 2091
2092 if (ec->rx_coalesce_usecs > 1) {
509ee935 2093 /* check the limits */
80fba3f4 2094 if ((1000000/ec->rx_coalesce_usecs > IXGBE_MAX_INT_RATE) ||
509ee935
JB		 2095 (1000000/ec->rx_coalesce_usecs < IXGBE_MIN_INT_RATE))
2096 return -EINVAL;
2097
80fba3f4
AD		 2098 /* check the old value and enable RSC if necessary */
2099 need_reset = ixgbe_update_rsc(adapter, ec);
2100
30efa5a3 2101 /* store the value in ints/second */
f7554a2b 2102 adapter->rx_eitr_param = 1000000/ec->rx_coalesce_usecs;
30efa5a3
JB		 2103
2104 /* static value of interrupt rate */
f7554a2b 2105 adapter->rx_itr_setting = adapter->rx_eitr_param;
509ee935 2106 /* clear the lower bit as its used for dynamic state */
f7554a2b 2107 adapter->rx_itr_setting &= ~1;
30efa5a3 2108 } else if (ec->rx_coalesce_usecs == 1) {
80fba3f4
AD		 2109 /* check the old value and enable RSC if necessary */
2110 need_reset = ixgbe_update_rsc(adapter, ec);
2111
30efa5a3 2112 /* 1 means dynamic mode */
f7554a2b
NS		 2113 adapter->rx_eitr_param = 20000;
2114 adapter->rx_itr_setting = 1;
30efa5a3 2115 } else {
80fba3f4
AD		 2116 /* check the old value and enable RSC if necessary */
2117 need_reset = ixgbe_update_rsc(adapter, ec);
509ee935
JB		 2118 /*
2119 * any other value means disable eitr, which is best
2120 * served by setting the interrupt rate very high
2121 */
f8d1dcaf 2122 adapter->rx_eitr_param = IXGBE_MAX_INT_RATE;
f7554a2b
NS		 2123 adapter->rx_itr_setting = 0;
2124 }
2125
2126 if (ec->tx_coalesce_usecs > 1) {
f8d1dcaf
JB		 2127 /*
2128 * don't have to worry about max_int as above because
2129 * tx vectors don't do hardware RSC (an rx function)
2130 */
f7554a2b
NS		 2131 /* check the limits */
2132 if ((1000000/ec->tx_coalesce_usecs > IXGBE_MAX_INT_RATE) ||
2133 (1000000/ec->tx_coalesce_usecs < IXGBE_MIN_INT_RATE))
2134 return -EINVAL;
2135
2136 /* store the value in ints/second */
2137 adapter->tx_eitr_param = 1000000/ec->tx_coalesce_usecs;
2138
2139 /* static value of interrupt rate */
2140 adapter->tx_itr_setting = adapter->tx_eitr_param;
2141
2142 /* clear the lower bit as its used for dynamic state */
2143 adapter->tx_itr_setting &= ~1;
2144 } else if (ec->tx_coalesce_usecs == 1) {
2145 /* 1 means dynamic mode */
2146 adapter->tx_eitr_param = 10000;
2147 adapter->tx_itr_setting = 1;
2148 } else {
2149 adapter->tx_eitr_param = IXGBE_MAX_INT_RATE;
2150 adapter->tx_itr_setting = 0;
30efa5a3 2151 }
9a799d71 2152
237057ad
DS		 2153 /* MSI/MSIx Interrupt Mode */
2154 if (adapter->flags &
2155 (IXGBE_FLAG_MSIX_ENABLED | IXGBE_FLAG_MSI_ENABLED)) {
2156 int num_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2157 for (i = 0; i < num_vectors; i++) {
2158 q_vector = adapter->q_vector[i];
2159 if (q_vector->txr_count && !q_vector->rxr_count)
f7554a2b
NS		 2160 /* tx only */
2161 q_vector->eitr = adapter->tx_eitr_param;
237057ad
DS		 2162 else
2163 /* rx only or mixed */
f7554a2b 2164 q_vector->eitr = adapter->rx_eitr_param;
237057ad
DS		 2165 ixgbe_write_eitr(q_vector);
2166 }
2167 /* Legacy Interrupt Mode */
2168 } else {
2169 q_vector = adapter->q_vector[0];
f7554a2b 2170 q_vector->eitr = adapter->rx_eitr_param;
fe49f04a 2171 ixgbe_write_eitr(q_vector);
9a799d71
AK		 2172 }
2173
ef021194
JB		 2174 /*
2175 * do reset here at the end to make sure EITR==0 case is handled
2176 * correctly w.r.t stopping tx, and changing TXDCTL.WTHRESH settings
2177 * also locks in RSC enable/disable which requires reset
2178 */
2179 if (need_reset) {
2180 if (netif_running(netdev))
2181 ixgbe_reinit_locked(adapter);
2182 else
2183 ixgbe_reset(adapter);
2184 }
2185
9a799d71
AK		 2186 return 0;
2187}
2188
f8212f97
AD		 2189static int ixgbe_set_flags(struct net_device *netdev, u32 data)
2190{
2191 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a713e7c 2192 bool need_reset = false;
1437ce39 2193 int rc;
f8212f97 2194
f62bbb5e
JG		 2195#ifdef CONFIG_IXGBE_DCB
2196 if ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) &&
2197 !(data & ETH_FLAG_RXVLAN))
2198 return -EINVAL;
2199#endif
2200
2201 need_reset = (data & ETH_FLAG_RXVLAN) !=
2202 (netdev->features & NETIF_F_HW_VLAN_RX);
2203
5136cad3 2204 rc = ethtool_op_set_flags(netdev, data, ETH_FLAG_LRO | ETH_FLAG_NTUPLE |
f62bbb5e 2205 ETH_FLAG_RXVLAN | ETH_FLAG_TXVLAN);
1437ce39
BH		 2206 if (rc)
2207 return rc;
f8212f97 2208
f8212f97 2209 /* if state changes we need to update adapter->flags and reset */
80fba3f4
AD		 2210 if ((adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE) &&
2211 (!!(data & ETH_FLAG_LRO) !=
2212 !!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))) {
2213 if ((data & ETH_FLAG_LRO) &&
2214 (!adapter->rx_itr_setting ||
2215 (adapter->rx_itr_setting > IXGBE_MAX_RSC_INT_RATE))) {
2216 e_info(probe, "rx-usecs set too low, "
2217 "not enabling RSC.\n");
2218 } else {
f8d1dcaf
JB		 2219 adapter->flags2 ^= IXGBE_FLAG2_RSC_ENABLED;
2220 switch (adapter->hw.mac.type) {
2221 case ixgbe_mac_82599EB:
2222 need_reset = true;
2223 break;
b93a2226
DS		 2224 case ixgbe_mac_X540: {
2225 int i;
2226 for (i = 0; i < adapter->num_rx_queues; i++) {
2227 struct ixgbe_ring *ring =
2228 adapter->rx_ring[i];
2229 if (adapter->flags2 &
2230 IXGBE_FLAG2_RSC_ENABLED) {
2231 ixgbe_configure_rscctl(adapter,
2232 ring);
2233 } else {
2234 ixgbe_clear_rscctl(adapter,
2235 ring);
2236 }
2237 }
2238 }
2239 break;
f8d1dcaf
JB		 2240 default:
2241 break;
2242 }
f8d1dcaf 2243 }
9a713e7c
PW		 2244 }
2245
2246 /*
2247 * Check if Flow Director n-tuple support was enabled or disabled. If
2248 * the state changed, we need to reset.
2249 */
2250 if ((adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) &&
2251 (!(data & ETH_FLAG_NTUPLE))) {
2252 /* turn off Flow Director perfect, set hash and reset */
2253 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
2254 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
2255 need_reset = true;
2256 } else if ((!(adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)) &&
2257 (data & ETH_FLAG_NTUPLE)) {
2258 /* turn off Flow Director hash, enable perfect and reset */
2259 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
2260 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
2261 need_reset = true;
2262 } else {
2263 /* no state change */
2264 }
2265
2266 if (need_reset) {
f8212f97
AD		 2267 if (netif_running(netdev))
2268 ixgbe_reinit_locked(adapter);
2269 else
2270 ixgbe_reset(adapter);
2271 }
9a713e7c 2272
f8212f97 2273 return 0;
9a713e7c
PW		 2274}
2275
2276static int ixgbe_set_rx_ntuple(struct net_device *dev,
2277 struct ethtool_rx_ntuple *cmd)
2278{
2279 struct ixgbe_adapter *adapter = netdev_priv(dev);
2280 struct ethtool_rx_ntuple_flow_spec fs = cmd->fs;
905e4a41 2281 union ixgbe_atr_input input_struct;
9a713e7c
PW		 2282 struct ixgbe_atr_input_masks input_masks;
2283 int target_queue;
2284
2285 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
2286 return -EOPNOTSUPP;
2287
2288 /*
2289 * Don't allow programming if the action is a queue greater than
2290 * the number of online Tx queues.
2291 */
2292 if ((fs.action >= adapter->num_tx_queues) ||
2293 (fs.action < ETHTOOL_RXNTUPLE_ACTION_DROP))
2294 return -EINVAL;
2295
905e4a41 2296 memset(&input_struct, 0, sizeof(union ixgbe_atr_input));
9a713e7c
PW		 2297 memset(&input_masks, 0, sizeof(struct ixgbe_atr_input_masks));
2298
2299 input_masks.src_ip_mask = fs.m_u.tcp_ip4_spec.ip4src;
2300 input_masks.dst_ip_mask = fs.m_u.tcp_ip4_spec.ip4dst;
2301 input_masks.src_port_mask = fs.m_u.tcp_ip4_spec.psrc;
2302 input_masks.dst_port_mask = fs.m_u.tcp_ip4_spec.pdst;
2303 input_masks.vlan_id_mask = fs.vlan_tag_mask;
2304 /* only use the lowest 2 bytes for flex bytes */
2305 input_masks.data_mask = (fs.data_mask & 0xffff);
2306
2307 switch (fs.flow_type) {
2308 case TCP_V4_FLOW:
2309 ixgbe_atr_set_l4type_82599(&input_struct, IXGBE_ATR_L4TYPE_TCP);
2310 break;
2311 case UDP_V4_FLOW:
2312 ixgbe_atr_set_l4type_82599(&input_struct, IXGBE_ATR_L4TYPE_UDP);
2313 break;
2314 case SCTP_V4_FLOW:
2315 ixgbe_atr_set_l4type_82599(&input_struct, IXGBE_ATR_L4TYPE_SCTP);
2316 break;
2317 default:
2318 return -1;
2319 }
f8212f97 2320
9a713e7c
PW		 2321 /* Mask bits from the inputs based on user-supplied mask */
2322 ixgbe_atr_set_src_ipv4_82599(&input_struct,
2323 (fs.h_u.tcp_ip4_spec.ip4src & ~fs.m_u.tcp_ip4_spec.ip4src));
2324 ixgbe_atr_set_dst_ipv4_82599(&input_struct,
2325 (fs.h_u.tcp_ip4_spec.ip4dst & ~fs.m_u.tcp_ip4_spec.ip4dst));
2326 /* 82599 expects these to be byte-swapped for perfect filtering */
2327 ixgbe_atr_set_src_port_82599(&input_struct,
2328 ((ntohs(fs.h_u.tcp_ip4_spec.psrc)) & ~fs.m_u.tcp_ip4_spec.psrc));
2329 ixgbe_atr_set_dst_port_82599(&input_struct,
2330 ((ntohs(fs.h_u.tcp_ip4_spec.pdst)) & ~fs.m_u.tcp_ip4_spec.pdst));
2331
2332 /* VLAN and Flex bytes are either completely masked or not */
2333 if (!fs.vlan_tag_mask)
2334 ixgbe_atr_set_vlan_id_82599(&input_struct, fs.vlan_tag);
2335
2336 if (!input_masks.data_mask)
2337 /* make sure we only use the first 2 bytes of user data */
2338 ixgbe_atr_set_flex_byte_82599(&input_struct,
2339 (fs.data & 0xffff));
2340
2341 /* determine if we need to drop or route the packet */
2342 if (fs.action == ETHTOOL_RXNTUPLE_ACTION_DROP)
2343 target_queue = MAX_RX_QUEUES - 1;
2344 else
2345 target_queue = fs.action;
2346
2347 spin_lock(&adapter->fdir_perfect_lock);
2348 ixgbe_fdir_add_perfect_filter_82599(&adapter->hw, &input_struct,
2349 &input_masks, 0, target_queue);
2350 spin_unlock(&adapter->fdir_perfect_lock);
2351
2352 return 0;
f8212f97 2353}
9a799d71 2354
b9804972 2355static const struct ethtool_ops ixgbe_ethtool_ops = {
9a799d71
AK		 2356 .get_settings = ixgbe_get_settings,
2357 .set_settings = ixgbe_set_settings,
2358 .get_drvinfo = ixgbe_get_drvinfo,
2359 .get_regs_len = ixgbe_get_regs_len,
2360 .get_regs = ixgbe_get_regs,
2361 .get_wol = ixgbe_get_wol,
e63d9762 2362 .set_wol = ixgbe_set_wol,
9a799d71
AK		 2363 .nway_reset = ixgbe_nway_reset,
2364 .get_link = ethtool_op_get_link,
2365 .get_eeprom_len = ixgbe_get_eeprom_len,
2366 .get_eeprom = ixgbe_get_eeprom,
2367 .get_ringparam = ixgbe_get_ringparam,
2368 .set_ringparam = ixgbe_set_ringparam,
2369 .get_pauseparam = ixgbe_get_pauseparam,
2370 .set_pauseparam = ixgbe_set_pauseparam,
2371 .get_rx_csum = ixgbe_get_rx_csum,
2372 .set_rx_csum = ixgbe_set_rx_csum,
2373 .get_tx_csum = ixgbe_get_tx_csum,
2374 .set_tx_csum = ixgbe_set_tx_csum,
2375 .get_sg = ethtool_op_get_sg,
2376 .set_sg = ethtool_op_set_sg,
2377 .get_msglevel = ixgbe_get_msglevel,
2378 .set_msglevel = ixgbe_set_msglevel,
2379 .get_tso = ethtool_op_get_tso,
2380 .set_tso = ixgbe_set_tso,
da4dd0f7 2381 .self_test = ixgbe_diag_test,
9a799d71
AK		 2382 .get_strings = ixgbe_get_strings,
2383 .phys_id = ixgbe_phys_id,
b4617240 2384 .get_sset_count = ixgbe_get_sset_count,
9a799d71
AK		 2385 .get_ethtool_stats = ixgbe_get_ethtool_stats,
2386 .get_coalesce = ixgbe_get_coalesce,
2387 .set_coalesce = ixgbe_set_coalesce,
177db6ff 2388 .get_flags = ethtool_op_get_flags,
f8212f97 2389 .set_flags = ixgbe_set_flags,
9a713e7c 2390 .set_rx_ntuple = ixgbe_set_rx_ntuple,
9a799d71
AK		 2391};
2392
2393void ixgbe_set_ethtool_ops(struct net_device *netdev)
2394{
2395 SET_ETHTOOL_OPS(netdev, &ixgbe_ethtool_ops);
2396}
kernel source for telekom puls (alcatel/mediatek)