Commit | Line | Data |
---|---|---|
9a799d71 AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel 10 Gigabit PCI Express Linux driver | |
a52055e0 | 4 | Copyright(c) 1999 - 2011 Intel Corporation. |
9a799d71 AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
9a799d71 AK |
23 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> |
24 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
25 | ||
26 | *******************************************************************************/ | |
27 | ||
28 | #include <linux/types.h> | |
29 | #include <linux/module.h> | |
30 | #include <linux/pci.h> | |
31 | #include <linux/netdevice.h> | |
32 | #include <linux/vmalloc.h> | |
33 | #include <linux/string.h> | |
34 | #include <linux/in.h> | |
a6b7a407 | 35 | #include <linux/interrupt.h> |
9a799d71 AK |
36 | #include <linux/ip.h> |
37 | #include <linux/tcp.h> | |
897ab156 | 38 | #include <linux/sctp.h> |
60127865 | 39 | #include <linux/pkt_sched.h> |
9a799d71 | 40 | #include <linux/ipv6.h> |
5a0e3ad6 | 41 | #include <linux/slab.h> |
9a799d71 AK |
42 | #include <net/checksum.h> |
43 | #include <net/ip6_checksum.h> | |
44 | #include <linux/ethtool.h> | |
01789349 | 45 | #include <linux/if.h> |
9a799d71 | 46 | #include <linux/if_vlan.h> |
70c71606 | 47 | #include <linux/prefetch.h> |
eacd73f7 | 48 | #include <scsi/fc/fc_fcoe.h> |
9a799d71 AK |
49 | |
50 | #include "ixgbe.h" | |
51 | #include "ixgbe_common.h" | |
ee5f784a | 52 | #include "ixgbe_dcb_82599.h" |
1cdd1ec8 | 53 | #include "ixgbe_sriov.h" |
9a799d71 AK |
54 | |
55 | char ixgbe_driver_name[] = "ixgbe"; | |
9c8eb720 | 56 | static const char ixgbe_driver_string[] = |
e8e9f696 | 57 | "Intel(R) 10 Gigabit PCI Express Network Driver"; |
75e3d3c6 | 58 | #define MAJ 3 |
a38a104d | 59 | #define MIN 4 |
c89c7112 | 60 | #define BUILD 8 |
75e3d3c6 | 61 | #define DRV_VERSION __stringify(MAJ) "." __stringify(MIN) "." \ |
a38a104d | 62 | __stringify(BUILD) "-k" |
9c8eb720 | 63 | const char ixgbe_driver_version[] = DRV_VERSION; |
a52055e0 DS |
64 | static const char ixgbe_copyright[] = |
65 | "Copyright (c) 1999-2011 Intel Corporation."; | |
9a799d71 AK |
66 | |
67 | static const struct ixgbe_info *ixgbe_info_tbl[] = { | |
b4617240 | 68 | [board_82598] = &ixgbe_82598_info, |
e8e26350 | 69 | [board_82599] = &ixgbe_82599_info, |
fe15e8e1 | 70 | [board_X540] = &ixgbe_X540_info, |
9a799d71 AK |
71 | }; |
72 | ||
73 | /* ixgbe_pci_tbl - PCI Device ID Table | |
74 | * | |
75 | * Wildcard entries (PCI_ANY_ID) should come last | |
76 | * Last entry must be all 0s | |
77 | * | |
78 | * { Vendor ID, Device ID, SubVendor ID, SubDevice ID, | |
79 | * Class, Class Mask, private data (not used) } | |
80 | */ | |
a3aa1884 | 81 | static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = { |
54239c67 AD |
82 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598), board_82598 }, |
83 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT), board_82598 }, | |
84 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT), board_82598 }, | |
85 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT), board_82598 }, | |
86 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2), board_82598 }, | |
87 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4), board_82598 }, | |
88 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT), board_82598 }, | |
89 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT), board_82598 }, | |
90 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM), board_82598 }, | |
91 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR), board_82598 }, | |
92 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM), board_82598 }, | |
93 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX), board_82598 }, | |
94 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4), board_82599 }, | |
95 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM), board_82599 }, | |
96 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR), board_82599 }, | |
97 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP), board_82599 }, | |
98 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM), board_82599 }, | |
99 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ), board_82599 }, | |
100 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4), board_82599 }, | |
101 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_BACKPLANE_FCOE), board_82599 }, | |
102 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_FCOE), board_82599 }, | |
103 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM), board_82599 }, | |
104 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE), board_82599 }, | |
105 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540T), board_X540 }, | |
106 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_SF2), board_82599 }, | |
107 | {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_LS), board_82599 }, | |
9a799d71 AK |
108 | /* required last entry */ |
109 | {0, } | |
110 | }; | |
111 | MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl); | |
112 | ||
5dd2d332 | 113 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 114 | static int ixgbe_notify_dca(struct notifier_block *, unsigned long event, |
e8e9f696 | 115 | void *p); |
bd0362dd JC |
116 | static struct notifier_block dca_notifier = { |
117 | .notifier_call = ixgbe_notify_dca, | |
118 | .next = NULL, | |
119 | .priority = 0 | |
120 | }; | |
121 | #endif | |
122 | ||
1cdd1ec8 GR |
123 | #ifdef CONFIG_PCI_IOV |
124 | static unsigned int max_vfs; | |
125 | module_param(max_vfs, uint, 0); | |
e8e9f696 JP |
126 | MODULE_PARM_DESC(max_vfs, |
127 | "Maximum number of virtual functions to allocate per physical function"); | |
1cdd1ec8 GR |
128 | #endif /* CONFIG_PCI_IOV */ |
129 | ||
9a799d71 AK |
130 | MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>"); |
131 | MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver"); | |
132 | MODULE_LICENSE("GPL"); | |
133 | MODULE_VERSION(DRV_VERSION); | |
134 | ||
135 | #define DEFAULT_DEBUG_LEVEL_SHIFT 3 | |
136 | ||
1cdd1ec8 GR |
137 | static inline void ixgbe_disable_sriov(struct ixgbe_adapter *adapter) |
138 | { | |
139 | struct ixgbe_hw *hw = &adapter->hw; | |
140 | u32 gcr; | |
141 | u32 gpie; | |
142 | u32 vmdctl; | |
143 | ||
144 | #ifdef CONFIG_PCI_IOV | |
145 | /* disable iov and allow time for transactions to clear */ | |
146 | pci_disable_sriov(adapter->pdev); | |
147 | #endif | |
148 | ||
149 | /* turn off device IOV mode */ | |
150 | gcr = IXGBE_READ_REG(hw, IXGBE_GCR_EXT); | |
151 | gcr &= ~(IXGBE_GCR_EXT_SRIOV); | |
152 | IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr); | |
153 | gpie = IXGBE_READ_REG(hw, IXGBE_GPIE); | |
154 | gpie &= ~IXGBE_GPIE_VTMODE_MASK; | |
155 | IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie); | |
156 | ||
157 | /* set default pool back to 0 */ | |
158 | vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL); | |
159 | vmdctl &= ~IXGBE_VT_CTL_POOL_MASK; | |
160 | IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl); | |
945a5151 | 161 | IXGBE_WRITE_FLUSH(hw); |
1cdd1ec8 GR |
162 | |
163 | /* take a breather then clean up driver data */ | |
164 | msleep(100); | |
e8e9f696 JP |
165 | |
166 | kfree(adapter->vfinfo); | |
1cdd1ec8 GR |
167 | adapter->vfinfo = NULL; |
168 | ||
169 | adapter->num_vfs = 0; | |
170 | adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED; | |
171 | } | |
172 | ||
7086400d AD |
173 | static void ixgbe_service_event_schedule(struct ixgbe_adapter *adapter) |
174 | { | |
175 | if (!test_bit(__IXGBE_DOWN, &adapter->state) && | |
176 | !test_and_set_bit(__IXGBE_SERVICE_SCHED, &adapter->state)) | |
177 | schedule_work(&adapter->service_task); | |
178 | } | |
179 | ||
180 | static void ixgbe_service_event_complete(struct ixgbe_adapter *adapter) | |
181 | { | |
182 | BUG_ON(!test_bit(__IXGBE_SERVICE_SCHED, &adapter->state)); | |
183 | ||
184 | /* flush memory to make sure state is correct before next watchog */ | |
185 | smp_mb__before_clear_bit(); | |
186 | clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state); | |
187 | } | |
188 | ||
dcd79aeb TI |
189 | struct ixgbe_reg_info { |
190 | u32 ofs; | |
191 | char *name; | |
192 | }; | |
193 | ||
194 | static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = { | |
195 | ||
196 | /* General Registers */ | |
197 | {IXGBE_CTRL, "CTRL"}, | |
198 | {IXGBE_STATUS, "STATUS"}, | |
199 | {IXGBE_CTRL_EXT, "CTRL_EXT"}, | |
200 | ||
201 | /* Interrupt Registers */ | |
202 | {IXGBE_EICR, "EICR"}, | |
203 | ||
204 | /* RX Registers */ | |
205 | {IXGBE_SRRCTL(0), "SRRCTL"}, | |
206 | {IXGBE_DCA_RXCTRL(0), "DRXCTL"}, | |
207 | {IXGBE_RDLEN(0), "RDLEN"}, | |
208 | {IXGBE_RDH(0), "RDH"}, | |
209 | {IXGBE_RDT(0), "RDT"}, | |
210 | {IXGBE_RXDCTL(0), "RXDCTL"}, | |
211 | {IXGBE_RDBAL(0), "RDBAL"}, | |
212 | {IXGBE_RDBAH(0), "RDBAH"}, | |
213 | ||
214 | /* TX Registers */ | |
215 | {IXGBE_TDBAL(0), "TDBAL"}, | |
216 | {IXGBE_TDBAH(0), "TDBAH"}, | |
217 | {IXGBE_TDLEN(0), "TDLEN"}, | |
218 | {IXGBE_TDH(0), "TDH"}, | |
219 | {IXGBE_TDT(0), "TDT"}, | |
220 | {IXGBE_TXDCTL(0), "TXDCTL"}, | |
221 | ||
222 | /* List Terminator */ | |
223 | {} | |
224 | }; | |
225 | ||
226 | ||
227 | /* | |
228 | * ixgbe_regdump - register printout routine | |
229 | */ | |
230 | static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo) | |
231 | { | |
232 | int i = 0, j = 0; | |
233 | char rname[16]; | |
234 | u32 regs[64]; | |
235 | ||
236 | switch (reginfo->ofs) { | |
237 | case IXGBE_SRRCTL(0): | |
238 | for (i = 0; i < 64; i++) | |
239 | regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i)); | |
240 | break; | |
241 | case IXGBE_DCA_RXCTRL(0): | |
242 | for (i = 0; i < 64; i++) | |
243 | regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i)); | |
244 | break; | |
245 | case IXGBE_RDLEN(0): | |
246 | for (i = 0; i < 64; i++) | |
247 | regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i)); | |
248 | break; | |
249 | case IXGBE_RDH(0): | |
250 | for (i = 0; i < 64; i++) | |
251 | regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i)); | |
252 | break; | |
253 | case IXGBE_RDT(0): | |
254 | for (i = 0; i < 64; i++) | |
255 | regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i)); | |
256 | break; | |
257 | case IXGBE_RXDCTL(0): | |
258 | for (i = 0; i < 64; i++) | |
259 | regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i)); | |
260 | break; | |
261 | case IXGBE_RDBAL(0): | |
262 | for (i = 0; i < 64; i++) | |
263 | regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i)); | |
264 | break; | |
265 | case IXGBE_RDBAH(0): | |
266 | for (i = 0; i < 64; i++) | |
267 | regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i)); | |
268 | break; | |
269 | case IXGBE_TDBAL(0): | |
270 | for (i = 0; i < 64; i++) | |
271 | regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i)); | |
272 | break; | |
273 | case IXGBE_TDBAH(0): | |
274 | for (i = 0; i < 64; i++) | |
275 | regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i)); | |
276 | break; | |
277 | case IXGBE_TDLEN(0): | |
278 | for (i = 0; i < 64; i++) | |
279 | regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i)); | |
280 | break; | |
281 | case IXGBE_TDH(0): | |
282 | for (i = 0; i < 64; i++) | |
283 | regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i)); | |
284 | break; | |
285 | case IXGBE_TDT(0): | |
286 | for (i = 0; i < 64; i++) | |
287 | regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i)); | |
288 | break; | |
289 | case IXGBE_TXDCTL(0): | |
290 | for (i = 0; i < 64; i++) | |
291 | regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i)); | |
292 | break; | |
293 | default: | |
c7689578 | 294 | pr_info("%-15s %08x\n", reginfo->name, |
dcd79aeb TI |
295 | IXGBE_READ_REG(hw, reginfo->ofs)); |
296 | return; | |
297 | } | |
298 | ||
299 | for (i = 0; i < 8; i++) { | |
300 | snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7); | |
c7689578 | 301 | pr_err("%-15s", rname); |
dcd79aeb | 302 | for (j = 0; j < 8; j++) |
c7689578 JP |
303 | pr_cont(" %08x", regs[i*8+j]); |
304 | pr_cont("\n"); | |
dcd79aeb TI |
305 | } |
306 | ||
307 | } | |
308 | ||
309 | /* | |
310 | * ixgbe_dump - Print registers, tx-rings and rx-rings | |
311 | */ | |
312 | static void ixgbe_dump(struct ixgbe_adapter *adapter) | |
313 | { | |
314 | struct net_device *netdev = adapter->netdev; | |
315 | struct ixgbe_hw *hw = &adapter->hw; | |
316 | struct ixgbe_reg_info *reginfo; | |
317 | int n = 0; | |
318 | struct ixgbe_ring *tx_ring; | |
319 | struct ixgbe_tx_buffer *tx_buffer_info; | |
320 | union ixgbe_adv_tx_desc *tx_desc; | |
321 | struct my_u0 { u64 a; u64 b; } *u0; | |
322 | struct ixgbe_ring *rx_ring; | |
323 | union ixgbe_adv_rx_desc *rx_desc; | |
324 | struct ixgbe_rx_buffer *rx_buffer_info; | |
325 | u32 staterr; | |
326 | int i = 0; | |
327 | ||
328 | if (!netif_msg_hw(adapter)) | |
329 | return; | |
330 | ||
331 | /* Print netdevice Info */ | |
332 | if (netdev) { | |
333 | dev_info(&adapter->pdev->dev, "Net device Info\n"); | |
c7689578 | 334 | pr_info("Device Name state " |
dcd79aeb | 335 | "trans_start last_rx\n"); |
c7689578 JP |
336 | pr_info("%-15s %016lX %016lX %016lX\n", |
337 | netdev->name, | |
338 | netdev->state, | |
339 | netdev->trans_start, | |
340 | netdev->last_rx); | |
dcd79aeb TI |
341 | } |
342 | ||
343 | /* Print Registers */ | |
344 | dev_info(&adapter->pdev->dev, "Register Dump\n"); | |
c7689578 | 345 | pr_info(" Register Name Value\n"); |
dcd79aeb TI |
346 | for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl; |
347 | reginfo->name; reginfo++) { | |
348 | ixgbe_regdump(hw, reginfo); | |
349 | } | |
350 | ||
351 | /* Print TX Ring Summary */ | |
352 | if (!netdev || !netif_running(netdev)) | |
353 | goto exit; | |
354 | ||
355 | dev_info(&adapter->pdev->dev, "TX Rings Summary\n"); | |
c7689578 | 356 | pr_info("Queue [NTU] [NTC] [bi(ntc)->dma ] leng ntw timestamp\n"); |
dcd79aeb TI |
357 | for (n = 0; n < adapter->num_tx_queues; n++) { |
358 | tx_ring = adapter->tx_ring[n]; | |
359 | tx_buffer_info = | |
360 | &tx_ring->tx_buffer_info[tx_ring->next_to_clean]; | |
d3d00239 | 361 | pr_info(" %5d %5X %5X %016llX %04X %p %016llX\n", |
dcd79aeb TI |
362 | n, tx_ring->next_to_use, tx_ring->next_to_clean, |
363 | (u64)tx_buffer_info->dma, | |
364 | tx_buffer_info->length, | |
365 | tx_buffer_info->next_to_watch, | |
366 | (u64)tx_buffer_info->time_stamp); | |
367 | } | |
368 | ||
369 | /* Print TX Rings */ | |
370 | if (!netif_msg_tx_done(adapter)) | |
371 | goto rx_ring_summary; | |
372 | ||
373 | dev_info(&adapter->pdev->dev, "TX Rings Dump\n"); | |
374 | ||
375 | /* Transmit Descriptor Formats | |
376 | * | |
377 | * Advanced Transmit Descriptor | |
378 | * +--------------------------------------------------------------+ | |
379 | * 0 | Buffer Address [63:0] | | |
380 | * +--------------------------------------------------------------+ | |
381 | * 8 | PAYLEN | PORTS | IDX | STA | DCMD |DTYP | RSV | DTALEN | | |
382 | * +--------------------------------------------------------------+ | |
383 | * 63 46 45 40 39 36 35 32 31 24 23 20 19 0 | |
384 | */ | |
385 | ||
386 | for (n = 0; n < adapter->num_tx_queues; n++) { | |
387 | tx_ring = adapter->tx_ring[n]; | |
c7689578 JP |
388 | pr_info("------------------------------------\n"); |
389 | pr_info("TX QUEUE INDEX = %d\n", tx_ring->queue_index); | |
390 | pr_info("------------------------------------\n"); | |
391 | pr_info("T [desc] [address 63:0 ] " | |
dcd79aeb TI |
392 | "[PlPOIdStDDt Ln] [bi->dma ] " |
393 | "leng ntw timestamp bi->skb\n"); | |
394 | ||
395 | for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) { | |
31f05a2d | 396 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i); |
dcd79aeb TI |
397 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; |
398 | u0 = (struct my_u0 *)tx_desc; | |
c7689578 | 399 | pr_info("T [0x%03X] %016llX %016llX %016llX" |
d3d00239 | 400 | " %04X %p %016llX %p", i, |
dcd79aeb TI |
401 | le64_to_cpu(u0->a), |
402 | le64_to_cpu(u0->b), | |
403 | (u64)tx_buffer_info->dma, | |
404 | tx_buffer_info->length, | |
405 | tx_buffer_info->next_to_watch, | |
406 | (u64)tx_buffer_info->time_stamp, | |
407 | tx_buffer_info->skb); | |
408 | if (i == tx_ring->next_to_use && | |
409 | i == tx_ring->next_to_clean) | |
c7689578 | 410 | pr_cont(" NTC/U\n"); |
dcd79aeb | 411 | else if (i == tx_ring->next_to_use) |
c7689578 | 412 | pr_cont(" NTU\n"); |
dcd79aeb | 413 | else if (i == tx_ring->next_to_clean) |
c7689578 | 414 | pr_cont(" NTC\n"); |
dcd79aeb | 415 | else |
c7689578 | 416 | pr_cont("\n"); |
dcd79aeb TI |
417 | |
418 | if (netif_msg_pktdata(adapter) && | |
419 | tx_buffer_info->dma != 0) | |
420 | print_hex_dump(KERN_INFO, "", | |
421 | DUMP_PREFIX_ADDRESS, 16, 1, | |
422 | phys_to_virt(tx_buffer_info->dma), | |
423 | tx_buffer_info->length, true); | |
424 | } | |
425 | } | |
426 | ||
427 | /* Print RX Rings Summary */ | |
428 | rx_ring_summary: | |
429 | dev_info(&adapter->pdev->dev, "RX Rings Summary\n"); | |
c7689578 | 430 | pr_info("Queue [NTU] [NTC]\n"); |
dcd79aeb TI |
431 | for (n = 0; n < adapter->num_rx_queues; n++) { |
432 | rx_ring = adapter->rx_ring[n]; | |
c7689578 JP |
433 | pr_info("%5d %5X %5X\n", |
434 | n, rx_ring->next_to_use, rx_ring->next_to_clean); | |
dcd79aeb TI |
435 | } |
436 | ||
437 | /* Print RX Rings */ | |
438 | if (!netif_msg_rx_status(adapter)) | |
439 | goto exit; | |
440 | ||
441 | dev_info(&adapter->pdev->dev, "RX Rings Dump\n"); | |
442 | ||
443 | /* Advanced Receive Descriptor (Read) Format | |
444 | * 63 1 0 | |
445 | * +-----------------------------------------------------+ | |
446 | * 0 | Packet Buffer Address [63:1] |A0/NSE| | |
447 | * +----------------------------------------------+------+ | |
448 | * 8 | Header Buffer Address [63:1] | DD | | |
449 | * +-----------------------------------------------------+ | |
450 | * | |
451 | * | |
452 | * Advanced Receive Descriptor (Write-Back) Format | |
453 | * | |
454 | * 63 48 47 32 31 30 21 20 16 15 4 3 0 | |
455 | * +------------------------------------------------------+ | |
456 | * 0 | Packet IP |SPH| HDR_LEN | RSV|Packet| RSS | | |
457 | * | Checksum Ident | | | | Type | Type | | |
458 | * +------------------------------------------------------+ | |
459 | * 8 | VLAN Tag | Length | Extended Error | Extended Status | | |
460 | * +------------------------------------------------------+ | |
461 | * 63 48 47 32 31 20 19 0 | |
462 | */ | |
463 | for (n = 0; n < adapter->num_rx_queues; n++) { | |
464 | rx_ring = adapter->rx_ring[n]; | |
c7689578 JP |
465 | pr_info("------------------------------------\n"); |
466 | pr_info("RX QUEUE INDEX = %d\n", rx_ring->queue_index); | |
467 | pr_info("------------------------------------\n"); | |
468 | pr_info("R [desc] [ PktBuf A0] " | |
dcd79aeb TI |
469 | "[ HeadBuf DD] [bi->dma ] [bi->skb] " |
470 | "<-- Adv Rx Read format\n"); | |
c7689578 | 471 | pr_info("RWB[desc] [PcsmIpSHl PtRs] " |
dcd79aeb TI |
472 | "[vl er S cks ln] ---------------- [bi->skb] " |
473 | "<-- Adv Rx Write-Back format\n"); | |
474 | ||
475 | for (i = 0; i < rx_ring->count; i++) { | |
476 | rx_buffer_info = &rx_ring->rx_buffer_info[i]; | |
31f05a2d | 477 | rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i); |
dcd79aeb TI |
478 | u0 = (struct my_u0 *)rx_desc; |
479 | staterr = le32_to_cpu(rx_desc->wb.upper.status_error); | |
480 | if (staterr & IXGBE_RXD_STAT_DD) { | |
481 | /* Descriptor Done */ | |
c7689578 | 482 | pr_info("RWB[0x%03X] %016llX " |
dcd79aeb TI |
483 | "%016llX ---------------- %p", i, |
484 | le64_to_cpu(u0->a), | |
485 | le64_to_cpu(u0->b), | |
486 | rx_buffer_info->skb); | |
487 | } else { | |
c7689578 | 488 | pr_info("R [0x%03X] %016llX " |
dcd79aeb TI |
489 | "%016llX %016llX %p", i, |
490 | le64_to_cpu(u0->a), | |
491 | le64_to_cpu(u0->b), | |
492 | (u64)rx_buffer_info->dma, | |
493 | rx_buffer_info->skb); | |
494 | ||
495 | if (netif_msg_pktdata(adapter)) { | |
496 | print_hex_dump(KERN_INFO, "", | |
497 | DUMP_PREFIX_ADDRESS, 16, 1, | |
498 | phys_to_virt(rx_buffer_info->dma), | |
499 | rx_ring->rx_buf_len, true); | |
500 | ||
501 | if (rx_ring->rx_buf_len | |
502 | < IXGBE_RXBUFFER_2048) | |
503 | print_hex_dump(KERN_INFO, "", | |
504 | DUMP_PREFIX_ADDRESS, 16, 1, | |
505 | phys_to_virt( | |
506 | rx_buffer_info->page_dma + | |
507 | rx_buffer_info->page_offset | |
508 | ), | |
509 | PAGE_SIZE/2, true); | |
510 | } | |
511 | } | |
512 | ||
513 | if (i == rx_ring->next_to_use) | |
c7689578 | 514 | pr_cont(" NTU\n"); |
dcd79aeb | 515 | else if (i == rx_ring->next_to_clean) |
c7689578 | 516 | pr_cont(" NTC\n"); |
dcd79aeb | 517 | else |
c7689578 | 518 | pr_cont("\n"); |
dcd79aeb TI |
519 | |
520 | } | |
521 | } | |
522 | ||
523 | exit: | |
524 | return; | |
525 | } | |
526 | ||
5eba3699 AV |
527 | static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter) |
528 | { | |
529 | u32 ctrl_ext; | |
530 | ||
531 | /* Let firmware take over control of h/w */ | |
532 | ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT); | |
533 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT, | |
e8e9f696 | 534 | ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD); |
5eba3699 AV |
535 | } |
536 | ||
537 | static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter) | |
538 | { | |
539 | u32 ctrl_ext; | |
540 | ||
541 | /* Let firmware know the driver has taken over */ | |
542 | ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT); | |
543 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT, | |
e8e9f696 | 544 | ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD); |
5eba3699 | 545 | } |
9a799d71 | 546 | |
e8e26350 PW |
547 | /* |
548 | * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors | |
549 | * @adapter: pointer to adapter struct | |
550 | * @direction: 0 for Rx, 1 for Tx, -1 for other causes | |
551 | * @queue: queue to map the corresponding interrupt to | |
552 | * @msix_vector: the vector to map to the corresponding queue | |
553 | * | |
554 | */ | |
555 | static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction, | |
e8e9f696 | 556 | u8 queue, u8 msix_vector) |
9a799d71 AK |
557 | { |
558 | u32 ivar, index; | |
e8e26350 PW |
559 | struct ixgbe_hw *hw = &adapter->hw; |
560 | switch (hw->mac.type) { | |
561 | case ixgbe_mac_82598EB: | |
562 | msix_vector |= IXGBE_IVAR_ALLOC_VAL; | |
563 | if (direction == -1) | |
564 | direction = 0; | |
565 | index = (((direction * 64) + queue) >> 2) & 0x1F; | |
566 | ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index)); | |
567 | ivar &= ~(0xFF << (8 * (queue & 0x3))); | |
568 | ivar |= (msix_vector << (8 * (queue & 0x3))); | |
569 | IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar); | |
570 | break; | |
571 | case ixgbe_mac_82599EB: | |
b93a2226 | 572 | case ixgbe_mac_X540: |
e8e26350 PW |
573 | if (direction == -1) { |
574 | /* other causes */ | |
575 | msix_vector |= IXGBE_IVAR_ALLOC_VAL; | |
576 | index = ((queue & 1) * 8); | |
577 | ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC); | |
578 | ivar &= ~(0xFF << index); | |
579 | ivar |= (msix_vector << index); | |
580 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar); | |
581 | break; | |
582 | } else { | |
583 | /* tx or rx causes */ | |
584 | msix_vector |= IXGBE_IVAR_ALLOC_VAL; | |
585 | index = ((16 * (queue & 1)) + (8 * direction)); | |
586 | ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1)); | |
587 | ivar &= ~(0xFF << index); | |
588 | ivar |= (msix_vector << index); | |
589 | IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar); | |
590 | break; | |
591 | } | |
592 | default: | |
593 | break; | |
594 | } | |
9a799d71 AK |
595 | } |
596 | ||
fe49f04a | 597 | static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter, |
e8e9f696 | 598 | u64 qmask) |
fe49f04a AD |
599 | { |
600 | u32 mask; | |
601 | ||
bd508178 AD |
602 | switch (adapter->hw.mac.type) { |
603 | case ixgbe_mac_82598EB: | |
fe49f04a AD |
604 | mask = (IXGBE_EIMS_RTX_QUEUE & qmask); |
605 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask); | |
bd508178 AD |
606 | break; |
607 | case ixgbe_mac_82599EB: | |
b93a2226 | 608 | case ixgbe_mac_X540: |
fe49f04a AD |
609 | mask = (qmask & 0xFFFFFFFF); |
610 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask); | |
611 | mask = (qmask >> 32); | |
612 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask); | |
bd508178 AD |
613 | break; |
614 | default: | |
615 | break; | |
fe49f04a AD |
616 | } |
617 | } | |
618 | ||
d3d00239 AD |
619 | static inline void ixgbe_unmap_tx_resource(struct ixgbe_ring *ring, |
620 | struct ixgbe_tx_buffer *tx_buffer) | |
9a799d71 | 621 | { |
d3d00239 AD |
622 | if (tx_buffer->dma) { |
623 | if (tx_buffer->tx_flags & IXGBE_TX_FLAGS_MAPPED_AS_PAGE) | |
624 | dma_unmap_page(ring->dev, | |
625 | tx_buffer->dma, | |
626 | tx_buffer->length, | |
627 | DMA_TO_DEVICE); | |
e5a43549 | 628 | else |
d3d00239 AD |
629 | dma_unmap_single(ring->dev, |
630 | tx_buffer->dma, | |
631 | tx_buffer->length, | |
632 | DMA_TO_DEVICE); | |
e5a43549 | 633 | } |
d3d00239 AD |
634 | tx_buffer->dma = 0; |
635 | } | |
636 | ||
637 | void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *tx_ring, | |
638 | struct ixgbe_tx_buffer *tx_buffer_info) | |
639 | { | |
640 | ixgbe_unmap_tx_resource(tx_ring, tx_buffer_info); | |
641 | if (tx_buffer_info->skb) | |
9a799d71 | 642 | dev_kfree_skb_any(tx_buffer_info->skb); |
d3d00239 | 643 | tx_buffer_info->skb = NULL; |
9a799d71 AK |
644 | /* tx_buffer_info must be completely set up in the transmit path */ |
645 | } | |
646 | ||
c84d324c JF |
647 | static void ixgbe_update_xoff_received(struct ixgbe_adapter *adapter) |
648 | { | |
649 | struct ixgbe_hw *hw = &adapter->hw; | |
650 | struct ixgbe_hw_stats *hwstats = &adapter->stats; | |
651 | u32 data = 0; | |
652 | u32 xoff[8] = {0}; | |
653 | int i; | |
654 | ||
655 | if ((hw->fc.current_mode == ixgbe_fc_full) || | |
656 | (hw->fc.current_mode == ixgbe_fc_rx_pause)) { | |
657 | switch (hw->mac.type) { | |
658 | case ixgbe_mac_82598EB: | |
659 | data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXC); | |
6837e895 PW |
660 | break; |
661 | default: | |
c84d324c JF |
662 | data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT); |
663 | } | |
664 | hwstats->lxoffrxc += data; | |
665 | ||
666 | /* refill credits (no tx hang) if we received xoff */ | |
667 | if (!data) | |
668 | return; | |
669 | ||
670 | for (i = 0; i < adapter->num_tx_queues; i++) | |
671 | clear_bit(__IXGBE_HANG_CHECK_ARMED, | |
672 | &adapter->tx_ring[i]->state); | |
673 | return; | |
674 | } else if (!(adapter->dcb_cfg.pfc_mode_enable)) | |
675 | return; | |
676 | ||
677 | /* update stats for each tc, only valid with PFC enabled */ | |
678 | for (i = 0; i < MAX_TX_PACKET_BUFFERS; i++) { | |
679 | switch (hw->mac.type) { | |
680 | case ixgbe_mac_82598EB: | |
681 | xoff[i] = IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i)); | |
bd508178 | 682 | break; |
c84d324c JF |
683 | default: |
684 | xoff[i] = IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i)); | |
26f23d82 | 685 | } |
c84d324c JF |
686 | hwstats->pxoffrxc[i] += xoff[i]; |
687 | } | |
688 | ||
689 | /* disarm tx queues that have received xoff frames */ | |
690 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
691 | struct ixgbe_ring *tx_ring = adapter->tx_ring[i]; | |
fb5475ff | 692 | u8 tc = tx_ring->dcb_tc; |
c84d324c JF |
693 | |
694 | if (xoff[tc]) | |
695 | clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state); | |
26f23d82 | 696 | } |
26f23d82 YZ |
697 | } |
698 | ||
c84d324c | 699 | static u64 ixgbe_get_tx_completed(struct ixgbe_ring *ring) |
9a799d71 | 700 | { |
c84d324c JF |
701 | return ring->tx_stats.completed; |
702 | } | |
703 | ||
704 | static u64 ixgbe_get_tx_pending(struct ixgbe_ring *ring) | |
705 | { | |
706 | struct ixgbe_adapter *adapter = netdev_priv(ring->netdev); | |
e01c31a5 | 707 | struct ixgbe_hw *hw = &adapter->hw; |
e01c31a5 | 708 | |
c84d324c JF |
709 | u32 head = IXGBE_READ_REG(hw, IXGBE_TDH(ring->reg_idx)); |
710 | u32 tail = IXGBE_READ_REG(hw, IXGBE_TDT(ring->reg_idx)); | |
711 | ||
712 | if (head != tail) | |
713 | return (head < tail) ? | |
714 | tail - head : (tail + ring->count - head); | |
715 | ||
716 | return 0; | |
717 | } | |
718 | ||
719 | static inline bool ixgbe_check_tx_hang(struct ixgbe_ring *tx_ring) | |
720 | { | |
721 | u32 tx_done = ixgbe_get_tx_completed(tx_ring); | |
722 | u32 tx_done_old = tx_ring->tx_stats.tx_done_old; | |
723 | u32 tx_pending = ixgbe_get_tx_pending(tx_ring); | |
724 | bool ret = false; | |
725 | ||
7d637bcc | 726 | clear_check_for_tx_hang(tx_ring); |
c84d324c JF |
727 | |
728 | /* | |
729 | * Check for a hung queue, but be thorough. This verifies | |
730 | * that a transmit has been completed since the previous | |
731 | * check AND there is at least one packet pending. The | |
732 | * ARMED bit is set to indicate a potential hang. The | |
733 | * bit is cleared if a pause frame is received to remove | |
734 | * false hang detection due to PFC or 802.3x frames. By | |
735 | * requiring this to fail twice we avoid races with | |
736 | * pfc clearing the ARMED bit and conditions where we | |
737 | * run the check_tx_hang logic with a transmit completion | |
738 | * pending but without time to complete it yet. | |
739 | */ | |
740 | if ((tx_done_old == tx_done) && tx_pending) { | |
741 | /* make sure it is true for two checks in a row */ | |
742 | ret = test_and_set_bit(__IXGBE_HANG_CHECK_ARMED, | |
743 | &tx_ring->state); | |
744 | } else { | |
745 | /* update completed stats and continue */ | |
746 | tx_ring->tx_stats.tx_done_old = tx_done; | |
747 | /* reset the countdown */ | |
748 | clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state); | |
9a799d71 AK |
749 | } |
750 | ||
c84d324c | 751 | return ret; |
9a799d71 AK |
752 | } |
753 | ||
c83c6cbd AD |
754 | /** |
755 | * ixgbe_tx_timeout_reset - initiate reset due to Tx timeout | |
756 | * @adapter: driver private struct | |
757 | **/ | |
758 | static void ixgbe_tx_timeout_reset(struct ixgbe_adapter *adapter) | |
759 | { | |
760 | ||
761 | /* Do the reset outside of interrupt context */ | |
762 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { | |
763 | adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED; | |
764 | ixgbe_service_event_schedule(adapter); | |
765 | } | |
766 | } | |
e01c31a5 | 767 | |
9a799d71 AK |
768 | /** |
769 | * ixgbe_clean_tx_irq - Reclaim resources after transmit completes | |
fe49f04a | 770 | * @q_vector: structure containing interrupt and ring information |
e01c31a5 | 771 | * @tx_ring: tx ring to clean |
9a799d71 | 772 | **/ |
fe49f04a | 773 | static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector, |
e8e9f696 | 774 | struct ixgbe_ring *tx_ring) |
9a799d71 | 775 | { |
fe49f04a | 776 | struct ixgbe_adapter *adapter = q_vector->adapter; |
d3d00239 AD |
777 | struct ixgbe_tx_buffer *tx_buffer; |
778 | union ixgbe_adv_tx_desc *tx_desc; | |
e01c31a5 | 779 | unsigned int total_bytes = 0, total_packets = 0; |
59224555 | 780 | unsigned int budget = q_vector->tx.work_limit; |
d3d00239 | 781 | u16 i = tx_ring->next_to_clean; |
9a799d71 | 782 | |
d3d00239 AD |
783 | tx_buffer = &tx_ring->tx_buffer_info[i]; |
784 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i); | |
12207e49 | 785 | |
30065e63 | 786 | for (; budget; budget--) { |
d3d00239 AD |
787 | union ixgbe_adv_tx_desc *eop_desc = tx_buffer->next_to_watch; |
788 | ||
789 | /* if next_to_watch is not set then there is no work pending */ | |
790 | if (!eop_desc) | |
791 | break; | |
792 | ||
793 | /* if DD is not set pending work has not been completed */ | |
794 | if (!(eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD))) | |
795 | break; | |
8ad494b0 | 796 | |
d3d00239 AD |
797 | /* count the packet as being completed */ |
798 | tx_ring->tx_stats.completed++; | |
799 | ||
800 | /* clear next_to_watch to prevent false hangs */ | |
801 | tx_buffer->next_to_watch = NULL; | |
8ad494b0 | 802 | |
d3d00239 AD |
803 | /* prevent any other reads prior to eop_desc being verified */ |
804 | rmb(); | |
805 | ||
806 | do { | |
807 | ixgbe_unmap_tx_resource(tx_ring, tx_buffer); | |
8ad494b0 | 808 | tx_desc->wb.status = 0; |
d3d00239 AD |
809 | if (likely(tx_desc == eop_desc)) { |
810 | eop_desc = NULL; | |
811 | dev_kfree_skb_any(tx_buffer->skb); | |
812 | tx_buffer->skb = NULL; | |
813 | ||
814 | total_bytes += tx_buffer->bytecount; | |
815 | total_packets += tx_buffer->gso_segs; | |
816 | } | |
9a799d71 | 817 | |
d3d00239 AD |
818 | tx_buffer++; |
819 | tx_desc++; | |
8ad494b0 | 820 | i++; |
d3d00239 | 821 | if (unlikely(i == tx_ring->count)) { |
8ad494b0 | 822 | i = 0; |
e01c31a5 | 823 | |
d3d00239 AD |
824 | tx_buffer = tx_ring->tx_buffer_info; |
825 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, 0); | |
e092be60 | 826 | } |
e01c31a5 | 827 | |
d3d00239 | 828 | } while (eop_desc); |
12207e49 PWJ |
829 | } |
830 | ||
9a799d71 | 831 | tx_ring->next_to_clean = i; |
d3d00239 | 832 | u64_stats_update_begin(&tx_ring->syncp); |
b953799e | 833 | tx_ring->stats.bytes += total_bytes; |
bd198058 | 834 | tx_ring->stats.packets += total_packets; |
d3d00239 | 835 | u64_stats_update_end(&tx_ring->syncp); |
bd198058 AD |
836 | q_vector->tx.total_bytes += total_bytes; |
837 | q_vector->tx.total_packets += total_packets; | |
b953799e | 838 | |
c84d324c JF |
839 | if (check_for_tx_hang(tx_ring) && ixgbe_check_tx_hang(tx_ring)) { |
840 | /* schedule immediate reset if we believe we hung */ | |
841 | struct ixgbe_hw *hw = &adapter->hw; | |
d3d00239 | 842 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i); |
c84d324c JF |
843 | e_err(drv, "Detected Tx Unit Hang\n" |
844 | " Tx Queue <%d>\n" | |
845 | " TDH, TDT <%x>, <%x>\n" | |
846 | " next_to_use <%x>\n" | |
847 | " next_to_clean <%x>\n" | |
848 | "tx_buffer_info[next_to_clean]\n" | |
849 | " time_stamp <%lx>\n" | |
850 | " jiffies <%lx>\n", | |
851 | tx_ring->queue_index, | |
852 | IXGBE_READ_REG(hw, IXGBE_TDH(tx_ring->reg_idx)), | |
853 | IXGBE_READ_REG(hw, IXGBE_TDT(tx_ring->reg_idx)), | |
d3d00239 AD |
854 | tx_ring->next_to_use, i, |
855 | tx_ring->tx_buffer_info[i].time_stamp, jiffies); | |
c84d324c JF |
856 | |
857 | netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index); | |
858 | ||
859 | e_info(probe, | |
860 | "tx hang %d detected on queue %d, resetting adapter\n", | |
861 | adapter->tx_timeout_count + 1, tx_ring->queue_index); | |
862 | ||
b953799e | 863 | /* schedule immediate reset if we believe we hung */ |
c83c6cbd | 864 | ixgbe_tx_timeout_reset(adapter); |
b953799e AD |
865 | |
866 | /* the adapter is about to reset, no point in enabling stuff */ | |
59224555 | 867 | return true; |
b953799e | 868 | } |
9a799d71 | 869 | |
e092be60 | 870 | #define TX_WAKE_THRESHOLD (DESC_NEEDED * 2) |
30065e63 | 871 | if (unlikely(total_packets && netif_carrier_ok(tx_ring->netdev) && |
7d4987de | 872 | (ixgbe_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD))) { |
e092be60 AV |
873 | /* Make sure that anybody stopping the queue after this |
874 | * sees the new next_to_clean. | |
875 | */ | |
876 | smp_mb(); | |
fc77dc3c | 877 | if (__netif_subqueue_stopped(tx_ring->netdev, tx_ring->queue_index) && |
30eba97a | 878 | !test_bit(__IXGBE_DOWN, &adapter->state)) { |
fc77dc3c | 879 | netif_wake_subqueue(tx_ring->netdev, tx_ring->queue_index); |
5b7da515 | 880 | ++tx_ring->tx_stats.restart_queue; |
30eba97a | 881 | } |
e092be60 | 882 | } |
9a799d71 | 883 | |
59224555 | 884 | return !!budget; |
9a799d71 AK |
885 | } |
886 | ||
5dd2d332 | 887 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 888 | static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter, |
33cf09c9 AD |
889 | struct ixgbe_ring *rx_ring, |
890 | int cpu) | |
bd0362dd | 891 | { |
33cf09c9 | 892 | struct ixgbe_hw *hw = &adapter->hw; |
bd0362dd | 893 | u32 rxctrl; |
33cf09c9 AD |
894 | u8 reg_idx = rx_ring->reg_idx; |
895 | ||
896 | rxctrl = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(reg_idx)); | |
897 | switch (hw->mac.type) { | |
898 | case ixgbe_mac_82598EB: | |
899 | rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK; | |
263a84e7 | 900 | rxctrl |= dca3_get_tag(rx_ring->dev, cpu); |
33cf09c9 AD |
901 | break; |
902 | case ixgbe_mac_82599EB: | |
b93a2226 | 903 | case ixgbe_mac_X540: |
33cf09c9 | 904 | rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK_82599; |
263a84e7 | 905 | rxctrl |= (dca3_get_tag(rx_ring->dev, cpu) << |
33cf09c9 AD |
906 | IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599); |
907 | break; | |
908 | default: | |
909 | break; | |
bd0362dd | 910 | } |
33cf09c9 AD |
911 | rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN; |
912 | rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN; | |
913 | rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_RRO_EN); | |
33cf09c9 | 914 | IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(reg_idx), rxctrl); |
bd0362dd JC |
915 | } |
916 | ||
917 | static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter, | |
33cf09c9 AD |
918 | struct ixgbe_ring *tx_ring, |
919 | int cpu) | |
bd0362dd | 920 | { |
33cf09c9 | 921 | struct ixgbe_hw *hw = &adapter->hw; |
bd0362dd | 922 | u32 txctrl; |
33cf09c9 AD |
923 | u8 reg_idx = tx_ring->reg_idx; |
924 | ||
925 | switch (hw->mac.type) { | |
926 | case ixgbe_mac_82598EB: | |
927 | txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(reg_idx)); | |
928 | txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK; | |
263a84e7 | 929 | txctrl |= dca3_get_tag(tx_ring->dev, cpu); |
33cf09c9 | 930 | txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN; |
33cf09c9 AD |
931 | IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(reg_idx), txctrl); |
932 | break; | |
933 | case ixgbe_mac_82599EB: | |
b93a2226 | 934 | case ixgbe_mac_X540: |
33cf09c9 AD |
935 | txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(reg_idx)); |
936 | txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK_82599; | |
263a84e7 | 937 | txctrl |= (dca3_get_tag(tx_ring->dev, cpu) << |
33cf09c9 AD |
938 | IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599); |
939 | txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN; | |
33cf09c9 AD |
940 | IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(reg_idx), txctrl); |
941 | break; | |
942 | default: | |
943 | break; | |
944 | } | |
945 | } | |
946 | ||
947 | static void ixgbe_update_dca(struct ixgbe_q_vector *q_vector) | |
948 | { | |
949 | struct ixgbe_adapter *adapter = q_vector->adapter; | |
efe3d3c8 | 950 | struct ixgbe_ring *ring; |
bd0362dd | 951 | int cpu = get_cpu(); |
bd0362dd | 952 | |
33cf09c9 AD |
953 | if (q_vector->cpu == cpu) |
954 | goto out_no_update; | |
955 | ||
efe3d3c8 AD |
956 | for (ring = q_vector->tx.ring; ring != NULL; ring = ring->next) |
957 | ixgbe_update_tx_dca(adapter, ring, cpu); | |
33cf09c9 | 958 | |
efe3d3c8 AD |
959 | for (ring = q_vector->rx.ring; ring != NULL; ring = ring->next) |
960 | ixgbe_update_rx_dca(adapter, ring, cpu); | |
33cf09c9 AD |
961 | |
962 | q_vector->cpu = cpu; | |
963 | out_no_update: | |
bd0362dd JC |
964 | put_cpu(); |
965 | } | |
966 | ||
967 | static void ixgbe_setup_dca(struct ixgbe_adapter *adapter) | |
968 | { | |
33cf09c9 | 969 | int num_q_vectors; |
bd0362dd JC |
970 | int i; |
971 | ||
972 | if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED)) | |
973 | return; | |
974 | ||
e35ec126 AD |
975 | /* always use CB2 mode, difference is masked in the CB driver */ |
976 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2); | |
977 | ||
33cf09c9 AD |
978 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
979 | num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
980 | else | |
981 | num_q_vectors = 1; | |
982 | ||
983 | for (i = 0; i < num_q_vectors; i++) { | |
984 | adapter->q_vector[i]->cpu = -1; | |
985 | ixgbe_update_dca(adapter->q_vector[i]); | |
bd0362dd JC |
986 | } |
987 | } | |
988 | ||
989 | static int __ixgbe_notify_dca(struct device *dev, void *data) | |
990 | { | |
c60fbb00 | 991 | struct ixgbe_adapter *adapter = dev_get_drvdata(dev); |
bd0362dd JC |
992 | unsigned long event = *(unsigned long *)data; |
993 | ||
2a72c31e | 994 | if (!(adapter->flags & IXGBE_FLAG_DCA_CAPABLE)) |
33cf09c9 AD |
995 | return 0; |
996 | ||
bd0362dd JC |
997 | switch (event) { |
998 | case DCA_PROVIDER_ADD: | |
96b0e0f6 JB |
999 | /* if we're already enabled, don't do it again */ |
1000 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) | |
1001 | break; | |
652f093f | 1002 | if (dca_add_requester(dev) == 0) { |
96b0e0f6 | 1003 | adapter->flags |= IXGBE_FLAG_DCA_ENABLED; |
bd0362dd JC |
1004 | ixgbe_setup_dca(adapter); |
1005 | break; | |
1006 | } | |
1007 | /* Fall Through since DCA is disabled. */ | |
1008 | case DCA_PROVIDER_REMOVE: | |
1009 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) { | |
1010 | dca_remove_requester(dev); | |
1011 | adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED; | |
1012 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1); | |
1013 | } | |
1014 | break; | |
1015 | } | |
1016 | ||
652f093f | 1017 | return 0; |
bd0362dd | 1018 | } |
5dd2d332 | 1019 | #endif /* CONFIG_IXGBE_DCA */ |
67a74ee2 ET |
1020 | |
1021 | static inline void ixgbe_rx_hash(union ixgbe_adv_rx_desc *rx_desc, | |
1022 | struct sk_buff *skb) | |
1023 | { | |
1024 | skb->rxhash = le32_to_cpu(rx_desc->wb.lower.hi_dword.rss); | |
1025 | } | |
1026 | ||
ff886dfc AD |
1027 | /** |
1028 | * ixgbe_rx_is_fcoe - check the rx desc for incoming pkt type | |
1029 | * @adapter: address of board private structure | |
1030 | * @rx_desc: advanced rx descriptor | |
1031 | * | |
1032 | * Returns : true if it is FCoE pkt | |
1033 | */ | |
1034 | static inline bool ixgbe_rx_is_fcoe(struct ixgbe_adapter *adapter, | |
1035 | union ixgbe_adv_rx_desc *rx_desc) | |
1036 | { | |
1037 | __le16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info; | |
1038 | ||
1039 | return (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) && | |
1040 | ((pkt_info & cpu_to_le16(IXGBE_RXDADV_PKTTYPE_ETQF_MASK)) == | |
1041 | (cpu_to_le16(IXGBE_ETQF_FILTER_FCOE << | |
1042 | IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT))); | |
1043 | } | |
1044 | ||
9a799d71 AK |
1045 | /** |
1046 | * ixgbe_receive_skb - Send a completed packet up the stack | |
1047 | * @adapter: board private structure | |
1048 | * @skb: packet to send up | |
177db6ff MC |
1049 | * @status: hardware indication of status of receive |
1050 | * @rx_ring: rx descriptor ring (for a specific queue) to setup | |
1051 | * @rx_desc: rx descriptor | |
9a799d71 | 1052 | **/ |
78b6f4ce | 1053 | static void ixgbe_receive_skb(struct ixgbe_q_vector *q_vector, |
e8e9f696 JP |
1054 | struct sk_buff *skb, u8 status, |
1055 | struct ixgbe_ring *ring, | |
1056 | union ixgbe_adv_rx_desc *rx_desc) | |
9a799d71 | 1057 | { |
78b6f4ce HX |
1058 | struct ixgbe_adapter *adapter = q_vector->adapter; |
1059 | struct napi_struct *napi = &q_vector->napi; | |
177db6ff MC |
1060 | bool is_vlan = (status & IXGBE_RXD_STAT_VP); |
1061 | u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan); | |
9a799d71 | 1062 | |
f62bbb5e JG |
1063 | if (is_vlan && (tag & VLAN_VID_MASK)) |
1064 | __vlan_hwaccel_put_tag(skb, tag); | |
1065 | ||
1066 | if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) | |
1067 | napi_gro_receive(napi, skb); | |
1068 | else | |
1069 | netif_rx(skb); | |
9a799d71 AK |
1070 | } |
1071 | ||
e59bd25d AV |
1072 | /** |
1073 | * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum | |
1074 | * @adapter: address of board private structure | |
1075 | * @status_err: hardware indication of status of receive | |
1076 | * @skb: skb currently being received and modified | |
ff886dfc | 1077 | * @status_err: status error value of last descriptor in packet |
e59bd25d | 1078 | **/ |
9a799d71 | 1079 | static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter, |
8bae1b2b | 1080 | union ixgbe_adv_rx_desc *rx_desc, |
ff886dfc AD |
1081 | struct sk_buff *skb, |
1082 | u32 status_err) | |
9a799d71 | 1083 | { |
ff886dfc | 1084 | skb->ip_summed = CHECKSUM_NONE; |
9a799d71 | 1085 | |
712744be JB |
1086 | /* Rx csum disabled */ |
1087 | if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED)) | |
9a799d71 | 1088 | return; |
e59bd25d AV |
1089 | |
1090 | /* if IP and error */ | |
1091 | if ((status_err & IXGBE_RXD_STAT_IPCS) && | |
1092 | (status_err & IXGBE_RXDADV_ERR_IPE)) { | |
9a799d71 AK |
1093 | adapter->hw_csum_rx_error++; |
1094 | return; | |
1095 | } | |
e59bd25d AV |
1096 | |
1097 | if (!(status_err & IXGBE_RXD_STAT_L4CS)) | |
1098 | return; | |
1099 | ||
1100 | if (status_err & IXGBE_RXDADV_ERR_TCPE) { | |
8bae1b2b DS |
1101 | u16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info; |
1102 | ||
1103 | /* | |
1104 | * 82599 errata, UDP frames with a 0 checksum can be marked as | |
1105 | * checksum errors. | |
1106 | */ | |
1107 | if ((pkt_info & IXGBE_RXDADV_PKTTYPE_UDP) && | |
1108 | (adapter->hw.mac.type == ixgbe_mac_82599EB)) | |
1109 | return; | |
1110 | ||
e59bd25d AV |
1111 | adapter->hw_csum_rx_error++; |
1112 | return; | |
1113 | } | |
1114 | ||
9a799d71 | 1115 | /* It must be a TCP or UDP packet with a valid checksum */ |
e59bd25d | 1116 | skb->ip_summed = CHECKSUM_UNNECESSARY; |
9a799d71 AK |
1117 | } |
1118 | ||
84ea2591 | 1119 | static inline void ixgbe_release_rx_desc(struct ixgbe_ring *rx_ring, u32 val) |
e8e26350 PW |
1120 | { |
1121 | /* | |
1122 | * Force memory writes to complete before letting h/w | |
1123 | * know there are new descriptors to fetch. (Only | |
1124 | * applicable for weak-ordered memory model archs, | |
1125 | * such as IA-64). | |
1126 | */ | |
1127 | wmb(); | |
84ea2591 | 1128 | writel(val, rx_ring->tail); |
e8e26350 PW |
1129 | } |
1130 | ||
9a799d71 AK |
1131 | /** |
1132 | * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split | |
fc77dc3c AD |
1133 | * @rx_ring: ring to place buffers on |
1134 | * @cleaned_count: number of buffers to replace | |
9a799d71 | 1135 | **/ |
fc77dc3c | 1136 | void ixgbe_alloc_rx_buffers(struct ixgbe_ring *rx_ring, u16 cleaned_count) |
9a799d71 | 1137 | { |
9a799d71 | 1138 | union ixgbe_adv_rx_desc *rx_desc; |
3a581073 | 1139 | struct ixgbe_rx_buffer *bi; |
d5f398ed AD |
1140 | struct sk_buff *skb; |
1141 | u16 i = rx_ring->next_to_use; | |
9a799d71 | 1142 | |
fc77dc3c AD |
1143 | /* do nothing if no valid netdev defined */ |
1144 | if (!rx_ring->netdev) | |
1145 | return; | |
1146 | ||
9a799d71 | 1147 | while (cleaned_count--) { |
31f05a2d | 1148 | rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i); |
d5f398ed AD |
1149 | bi = &rx_ring->rx_buffer_info[i]; |
1150 | skb = bi->skb; | |
9a799d71 | 1151 | |
d5f398ed | 1152 | if (!skb) { |
fc77dc3c | 1153 | skb = netdev_alloc_skb_ip_align(rx_ring->netdev, |
d5f398ed | 1154 | rx_ring->rx_buf_len); |
9a799d71 | 1155 | if (!skb) { |
5b7da515 | 1156 | rx_ring->rx_stats.alloc_rx_buff_failed++; |
9a799d71 AK |
1157 | goto no_buffers; |
1158 | } | |
d716a7d8 AD |
1159 | /* initialize queue mapping */ |
1160 | skb_record_rx_queue(skb, rx_ring->queue_index); | |
d5f398ed | 1161 | bi->skb = skb; |
d716a7d8 | 1162 | } |
9a799d71 | 1163 | |
d716a7d8 | 1164 | if (!bi->dma) { |
b6ec895e | 1165 | bi->dma = dma_map_single(rx_ring->dev, |
d5f398ed | 1166 | skb->data, |
e8e9f696 | 1167 | rx_ring->rx_buf_len, |
1b507730 | 1168 | DMA_FROM_DEVICE); |
b6ec895e | 1169 | if (dma_mapping_error(rx_ring->dev, bi->dma)) { |
5b7da515 | 1170 | rx_ring->rx_stats.alloc_rx_buff_failed++; |
d5f398ed AD |
1171 | bi->dma = 0; |
1172 | goto no_buffers; | |
1173 | } | |
9a799d71 | 1174 | } |
d5f398ed | 1175 | |
7d637bcc | 1176 | if (ring_is_ps_enabled(rx_ring)) { |
d5f398ed | 1177 | if (!bi->page) { |
fc77dc3c | 1178 | bi->page = netdev_alloc_page(rx_ring->netdev); |
d5f398ed | 1179 | if (!bi->page) { |
5b7da515 | 1180 | rx_ring->rx_stats.alloc_rx_page_failed++; |
d5f398ed AD |
1181 | goto no_buffers; |
1182 | } | |
1183 | } | |
1184 | ||
1185 | if (!bi->page_dma) { | |
1186 | /* use a half page if we're re-using */ | |
1187 | bi->page_offset ^= PAGE_SIZE / 2; | |
b6ec895e | 1188 | bi->page_dma = dma_map_page(rx_ring->dev, |
d5f398ed AD |
1189 | bi->page, |
1190 | bi->page_offset, | |
1191 | PAGE_SIZE / 2, | |
1192 | DMA_FROM_DEVICE); | |
b6ec895e | 1193 | if (dma_mapping_error(rx_ring->dev, |
d5f398ed | 1194 | bi->page_dma)) { |
5b7da515 | 1195 | rx_ring->rx_stats.alloc_rx_page_failed++; |
d5f398ed AD |
1196 | bi->page_dma = 0; |
1197 | goto no_buffers; | |
1198 | } | |
1199 | } | |
1200 | ||
1201 | /* Refresh the desc even if buffer_addrs didn't change | |
1202 | * because each write-back erases this info. */ | |
3a581073 JB |
1203 | rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma); |
1204 | rx_desc->read.hdr_addr = cpu_to_le64(bi->dma); | |
9a799d71 | 1205 | } else { |
3a581073 | 1206 | rx_desc->read.pkt_addr = cpu_to_le64(bi->dma); |
84418e3b | 1207 | rx_desc->read.hdr_addr = 0; |
9a799d71 AK |
1208 | } |
1209 | ||
1210 | i++; | |
1211 | if (i == rx_ring->count) | |
1212 | i = 0; | |
9a799d71 | 1213 | } |
7c6e0a43 | 1214 | |
9a799d71 AK |
1215 | no_buffers: |
1216 | if (rx_ring->next_to_use != i) { | |
1217 | rx_ring->next_to_use = i; | |
84ea2591 | 1218 | ixgbe_release_rx_desc(rx_ring, i); |
9a799d71 AK |
1219 | } |
1220 | } | |
1221 | ||
c267fc16 | 1222 | static inline u16 ixgbe_get_hlen(union ixgbe_adv_rx_desc *rx_desc) |
7c6e0a43 | 1223 | { |
c267fc16 AD |
1224 | /* HW will not DMA in data larger than the given buffer, even if it |
1225 | * parses the (NFS, of course) header to be larger. In that case, it | |
1226 | * fills the header buffer and spills the rest into the page. | |
1227 | */ | |
1228 | u16 hdr_info = le16_to_cpu(rx_desc->wb.lower.lo_dword.hs_rss.hdr_info); | |
1229 | u16 hlen = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >> | |
1230 | IXGBE_RXDADV_HDRBUFLEN_SHIFT; | |
1231 | if (hlen > IXGBE_RX_HDR_SIZE) | |
1232 | hlen = IXGBE_RX_HDR_SIZE; | |
1233 | return hlen; | |
7c6e0a43 JB |
1234 | } |
1235 | ||
f8212f97 AD |
1236 | /** |
1237 | * ixgbe_transform_rsc_queue - change rsc queue into a full packet | |
1238 | * @skb: pointer to the last skb in the rsc queue | |
1239 | * | |
1240 | * This function changes a queue full of hw rsc buffers into a completed | |
1241 | * packet. It uses the ->prev pointers to find the first packet and then | |
1242 | * turns it into the frag list owner. | |
1243 | **/ | |
aa80175a | 1244 | static inline struct sk_buff *ixgbe_transform_rsc_queue(struct sk_buff *skb) |
f8212f97 AD |
1245 | { |
1246 | unsigned int frag_list_size = 0; | |
aa80175a | 1247 | unsigned int skb_cnt = 1; |
f8212f97 AD |
1248 | |
1249 | while (skb->prev) { | |
1250 | struct sk_buff *prev = skb->prev; | |
1251 | frag_list_size += skb->len; | |
1252 | skb->prev = NULL; | |
1253 | skb = prev; | |
aa80175a | 1254 | skb_cnt++; |
f8212f97 AD |
1255 | } |
1256 | ||
1257 | skb_shinfo(skb)->frag_list = skb->next; | |
1258 | skb->next = NULL; | |
1259 | skb->len += frag_list_size; | |
1260 | skb->data_len += frag_list_size; | |
1261 | skb->truesize += frag_list_size; | |
aa80175a AD |
1262 | IXGBE_RSC_CB(skb)->skb_cnt = skb_cnt; |
1263 | ||
f8212f97 AD |
1264 | return skb; |
1265 | } | |
1266 | ||
aa80175a AD |
1267 | static inline bool ixgbe_get_rsc_state(union ixgbe_adv_rx_desc *rx_desc) |
1268 | { | |
1269 | return !!(le32_to_cpu(rx_desc->wb.lower.lo_dword.data) & | |
1270 | IXGBE_RXDADV_RSCCNT_MASK); | |
1271 | } | |
43634e82 | 1272 | |
4ff7fb12 | 1273 | static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector, |
e8e9f696 | 1274 | struct ixgbe_ring *rx_ring, |
4ff7fb12 | 1275 | int budget) |
9a799d71 | 1276 | { |
78b6f4ce | 1277 | struct ixgbe_adapter *adapter = q_vector->adapter; |
9a799d71 AK |
1278 | union ixgbe_adv_rx_desc *rx_desc, *next_rxd; |
1279 | struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer; | |
1280 | struct sk_buff *skb; | |
d2f4fbe2 | 1281 | unsigned int total_rx_bytes = 0, total_rx_packets = 0; |
c267fc16 | 1282 | const int current_node = numa_node_id(); |
3d8fd385 YZ |
1283 | #ifdef IXGBE_FCOE |
1284 | int ddp_bytes = 0; | |
1285 | #endif /* IXGBE_FCOE */ | |
c267fc16 AD |
1286 | u32 staterr; |
1287 | u16 i; | |
1288 | u16 cleaned_count = 0; | |
aa80175a | 1289 | bool pkt_is_rsc = false; |
9a799d71 AK |
1290 | |
1291 | i = rx_ring->next_to_clean; | |
31f05a2d | 1292 | rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i); |
9a799d71 | 1293 | staterr = le32_to_cpu(rx_desc->wb.upper.status_error); |
9a799d71 AK |
1294 | |
1295 | while (staterr & IXGBE_RXD_STAT_DD) { | |
7c6e0a43 | 1296 | u32 upper_len = 0; |
9a799d71 | 1297 | |
3c945e5b | 1298 | rmb(); /* read descriptor and rx_buffer_info after status DD */ |
9a799d71 | 1299 | |
c267fc16 AD |
1300 | rx_buffer_info = &rx_ring->rx_buffer_info[i]; |
1301 | ||
9a799d71 | 1302 | skb = rx_buffer_info->skb; |
9a799d71 | 1303 | rx_buffer_info->skb = NULL; |
c267fc16 | 1304 | prefetch(skb->data); |
9a799d71 | 1305 | |
c267fc16 | 1306 | if (ring_is_rsc_enabled(rx_ring)) |
aa80175a | 1307 | pkt_is_rsc = ixgbe_get_rsc_state(rx_desc); |
c267fc16 AD |
1308 | |
1309 | /* if this is a skb from previous receive DMA will be 0 */ | |
21fa4e66 | 1310 | if (rx_buffer_info->dma) { |
c267fc16 | 1311 | u16 hlen; |
aa80175a | 1312 | if (pkt_is_rsc && |
c267fc16 AD |
1313 | !(staterr & IXGBE_RXD_STAT_EOP) && |
1314 | !skb->prev) { | |
43634e82 MC |
1315 | /* |
1316 | * When HWRSC is enabled, delay unmapping | |
1317 | * of the first packet. It carries the | |
1318 | * header information, HW may still | |
1319 | * access the header after the writeback. | |
1320 | * Only unmap it when EOP is reached | |
1321 | */ | |
e8171aaa | 1322 | IXGBE_RSC_CB(skb)->delay_unmap = true; |
43634e82 | 1323 | IXGBE_RSC_CB(skb)->dma = rx_buffer_info->dma; |
e8171aaa | 1324 | } else { |
b6ec895e | 1325 | dma_unmap_single(rx_ring->dev, |
e8e9f696 JP |
1326 | rx_buffer_info->dma, |
1327 | rx_ring->rx_buf_len, | |
1328 | DMA_FROM_DEVICE); | |
e8171aaa | 1329 | } |
4f57ca6e | 1330 | rx_buffer_info->dma = 0; |
c267fc16 AD |
1331 | |
1332 | if (ring_is_ps_enabled(rx_ring)) { | |
1333 | hlen = ixgbe_get_hlen(rx_desc); | |
1334 | upper_len = le16_to_cpu(rx_desc->wb.upper.length); | |
1335 | } else { | |
1336 | hlen = le16_to_cpu(rx_desc->wb.upper.length); | |
1337 | } | |
1338 | ||
1339 | skb_put(skb, hlen); | |
1340 | } else { | |
1341 | /* assume packet split since header is unmapped */ | |
1342 | upper_len = le16_to_cpu(rx_desc->wb.upper.length); | |
9a799d71 AK |
1343 | } |
1344 | ||
1345 | if (upper_len) { | |
b6ec895e AD |
1346 | dma_unmap_page(rx_ring->dev, |
1347 | rx_buffer_info->page_dma, | |
1348 | PAGE_SIZE / 2, | |
1349 | DMA_FROM_DEVICE); | |
9a799d71 AK |
1350 | rx_buffer_info->page_dma = 0; |
1351 | skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags, | |
e8e9f696 JP |
1352 | rx_buffer_info->page, |
1353 | rx_buffer_info->page_offset, | |
1354 | upper_len); | |
762f4c57 | 1355 | |
c267fc16 AD |
1356 | if ((page_count(rx_buffer_info->page) == 1) && |
1357 | (page_to_nid(rx_buffer_info->page) == current_node)) | |
762f4c57 | 1358 | get_page(rx_buffer_info->page); |
c267fc16 AD |
1359 | else |
1360 | rx_buffer_info->page = NULL; | |
9a799d71 AK |
1361 | |
1362 | skb->len += upper_len; | |
1363 | skb->data_len += upper_len; | |
1364 | skb->truesize += upper_len; | |
1365 | } | |
1366 | ||
1367 | i++; | |
1368 | if (i == rx_ring->count) | |
1369 | i = 0; | |
9a799d71 | 1370 | |
31f05a2d | 1371 | next_rxd = IXGBE_RX_DESC_ADV(rx_ring, i); |
9a799d71 | 1372 | prefetch(next_rxd); |
9a799d71 | 1373 | cleaned_count++; |
f8212f97 | 1374 | |
aa80175a | 1375 | if (pkt_is_rsc) { |
f8212f97 AD |
1376 | u32 nextp = (staterr & IXGBE_RXDADV_NEXTP_MASK) >> |
1377 | IXGBE_RXDADV_NEXTP_SHIFT; | |
1378 | next_buffer = &rx_ring->rx_buffer_info[nextp]; | |
f8212f97 AD |
1379 | } else { |
1380 | next_buffer = &rx_ring->rx_buffer_info[i]; | |
1381 | } | |
1382 | ||
c267fc16 | 1383 | if (!(staterr & IXGBE_RXD_STAT_EOP)) { |
7d637bcc | 1384 | if (ring_is_ps_enabled(rx_ring)) { |
f8212f97 AD |
1385 | rx_buffer_info->skb = next_buffer->skb; |
1386 | rx_buffer_info->dma = next_buffer->dma; | |
1387 | next_buffer->skb = skb; | |
1388 | next_buffer->dma = 0; | |
1389 | } else { | |
1390 | skb->next = next_buffer->skb; | |
1391 | skb->next->prev = skb; | |
1392 | } | |
5b7da515 | 1393 | rx_ring->rx_stats.non_eop_descs++; |
9a799d71 AK |
1394 | goto next_desc; |
1395 | } | |
1396 | ||
aa80175a AD |
1397 | if (skb->prev) { |
1398 | skb = ixgbe_transform_rsc_queue(skb); | |
1399 | /* if we got here without RSC the packet is invalid */ | |
1400 | if (!pkt_is_rsc) { | |
1401 | __pskb_trim(skb, 0); | |
1402 | rx_buffer_info->skb = skb; | |
1403 | goto next_desc; | |
1404 | } | |
1405 | } | |
c267fc16 AD |
1406 | |
1407 | if (ring_is_rsc_enabled(rx_ring)) { | |
1408 | if (IXGBE_RSC_CB(skb)->delay_unmap) { | |
1409 | dma_unmap_single(rx_ring->dev, | |
1410 | IXGBE_RSC_CB(skb)->dma, | |
1411 | rx_ring->rx_buf_len, | |
1412 | DMA_FROM_DEVICE); | |
1413 | IXGBE_RSC_CB(skb)->dma = 0; | |
1414 | IXGBE_RSC_CB(skb)->delay_unmap = false; | |
1415 | } | |
aa80175a AD |
1416 | } |
1417 | if (pkt_is_rsc) { | |
c267fc16 AD |
1418 | if (ring_is_ps_enabled(rx_ring)) |
1419 | rx_ring->rx_stats.rsc_count += | |
aa80175a | 1420 | skb_shinfo(skb)->nr_frags; |
c267fc16 | 1421 | else |
aa80175a AD |
1422 | rx_ring->rx_stats.rsc_count += |
1423 | IXGBE_RSC_CB(skb)->skb_cnt; | |
c267fc16 AD |
1424 | rx_ring->rx_stats.rsc_flush++; |
1425 | } | |
1426 | ||
1427 | /* ERR_MASK will only have valid bits if EOP set */ | |
ff886dfc AD |
1428 | if (unlikely(staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK)) { |
1429 | dev_kfree_skb_any(skb); | |
9a799d71 AK |
1430 | goto next_desc; |
1431 | } | |
1432 | ||
ff886dfc | 1433 | ixgbe_rx_checksum(adapter, rx_desc, skb, staterr); |
67a74ee2 ET |
1434 | if (adapter->netdev->features & NETIF_F_RXHASH) |
1435 | ixgbe_rx_hash(rx_desc, skb); | |
d2f4fbe2 AV |
1436 | |
1437 | /* probably a little skewed due to removing CRC */ | |
1438 | total_rx_bytes += skb->len; | |
1439 | total_rx_packets++; | |
1440 | ||
fc77dc3c | 1441 | skb->protocol = eth_type_trans(skb, rx_ring->netdev); |
332d4a7d YZ |
1442 | #ifdef IXGBE_FCOE |
1443 | /* if ddp, not passing to ULD unless for FCP_RSP or error */ | |
ff886dfc AD |
1444 | if (ixgbe_rx_is_fcoe(adapter, rx_desc)) { |
1445 | ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb, | |
1446 | staterr); | |
63d635b2 AD |
1447 | if (!ddp_bytes) { |
1448 | dev_kfree_skb_any(skb); | |
332d4a7d | 1449 | goto next_desc; |
63d635b2 | 1450 | } |
3d8fd385 | 1451 | } |
332d4a7d | 1452 | #endif /* IXGBE_FCOE */ |
fdaff1ce | 1453 | ixgbe_receive_skb(q_vector, skb, staterr, rx_ring, rx_desc); |
9a799d71 | 1454 | |
4ff7fb12 | 1455 | budget--; |
9a799d71 AK |
1456 | next_desc: |
1457 | rx_desc->wb.upper.status_error = 0; | |
1458 | ||
4ff7fb12 | 1459 | if (!budget) |
c267fc16 AD |
1460 | break; |
1461 | ||
9a799d71 AK |
1462 | /* return some buffers to hardware, one at a time is too slow */ |
1463 | if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) { | |
fc77dc3c | 1464 | ixgbe_alloc_rx_buffers(rx_ring, cleaned_count); |
9a799d71 AK |
1465 | cleaned_count = 0; |
1466 | } | |
1467 | ||
1468 | /* use prefetched values */ | |
1469 | rx_desc = next_rxd; | |
9a799d71 | 1470 | staterr = le32_to_cpu(rx_desc->wb.upper.status_error); |
177db6ff MC |
1471 | } |
1472 | ||
9a799d71 | 1473 | rx_ring->next_to_clean = i; |
7d4987de | 1474 | cleaned_count = ixgbe_desc_unused(rx_ring); |
9a799d71 AK |
1475 | |
1476 | if (cleaned_count) | |
fc77dc3c | 1477 | ixgbe_alloc_rx_buffers(rx_ring, cleaned_count); |
9a799d71 | 1478 | |
3d8fd385 YZ |
1479 | #ifdef IXGBE_FCOE |
1480 | /* include DDPed FCoE data */ | |
1481 | if (ddp_bytes > 0) { | |
1482 | unsigned int mss; | |
1483 | ||
fc77dc3c | 1484 | mss = rx_ring->netdev->mtu - sizeof(struct fcoe_hdr) - |
3d8fd385 YZ |
1485 | sizeof(struct fc_frame_header) - |
1486 | sizeof(struct fcoe_crc_eof); | |
1487 | if (mss > 512) | |
1488 | mss &= ~511; | |
1489 | total_rx_bytes += ddp_bytes; | |
1490 | total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss); | |
1491 | } | |
1492 | #endif /* IXGBE_FCOE */ | |
1493 | ||
c267fc16 AD |
1494 | u64_stats_update_begin(&rx_ring->syncp); |
1495 | rx_ring->stats.packets += total_rx_packets; | |
1496 | rx_ring->stats.bytes += total_rx_bytes; | |
1497 | u64_stats_update_end(&rx_ring->syncp); | |
bd198058 AD |
1498 | q_vector->rx.total_packets += total_rx_packets; |
1499 | q_vector->rx.total_bytes += total_rx_bytes; | |
4ff7fb12 AD |
1500 | |
1501 | return !!budget; | |
9a799d71 AK |
1502 | } |
1503 | ||
9a799d71 AK |
1504 | /** |
1505 | * ixgbe_configure_msix - Configure MSI-X hardware | |
1506 | * @adapter: board private structure | |
1507 | * | |
1508 | * ixgbe_configure_msix sets up the hardware to properly generate MSI-X | |
1509 | * interrupts. | |
1510 | **/ | |
1511 | static void ixgbe_configure_msix(struct ixgbe_adapter *adapter) | |
1512 | { | |
021230d4 | 1513 | struct ixgbe_q_vector *q_vector; |
efe3d3c8 | 1514 | int q_vectors, v_idx; |
021230d4 | 1515 | u32 mask; |
9a799d71 | 1516 | |
021230d4 | 1517 | q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
9a799d71 | 1518 | |
8e34d1aa AD |
1519 | /* Populate MSIX to EITR Select */ |
1520 | if (adapter->num_vfs > 32) { | |
1521 | u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1; | |
1522 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel); | |
1523 | } | |
1524 | ||
4df10466 JB |
1525 | /* |
1526 | * Populate the IVAR table and set the ITR values to the | |
021230d4 AV |
1527 | * corresponding register. |
1528 | */ | |
1529 | for (v_idx = 0; v_idx < q_vectors; v_idx++) { | |
efe3d3c8 | 1530 | struct ixgbe_ring *ring; |
7a921c93 | 1531 | q_vector = adapter->q_vector[v_idx]; |
021230d4 | 1532 | |
efe3d3c8 AD |
1533 | for (ring = q_vector->rx.ring; ring != NULL; ring = ring->next) |
1534 | ixgbe_set_ivar(adapter, 0, ring->reg_idx, v_idx); | |
1535 | ||
1536 | for (ring = q_vector->tx.ring; ring != NULL; ring = ring->next) | |
1537 | ixgbe_set_ivar(adapter, 1, ring->reg_idx, v_idx); | |
1538 | ||
1539 | if (q_vector->tx.ring && !q_vector->rx.ring) | |
f7554a2b NS |
1540 | /* tx only */ |
1541 | q_vector->eitr = adapter->tx_eitr_param; | |
efe3d3c8 | 1542 | else if (q_vector->rx.ring) |
f7554a2b NS |
1543 | /* rx or mixed */ |
1544 | q_vector->eitr = adapter->rx_eitr_param; | |
021230d4 | 1545 | |
fe49f04a | 1546 | ixgbe_write_eitr(q_vector); |
9a799d71 AK |
1547 | } |
1548 | ||
bd508178 AD |
1549 | switch (adapter->hw.mac.type) { |
1550 | case ixgbe_mac_82598EB: | |
e8e26350 | 1551 | ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX, |
e8e9f696 | 1552 | v_idx); |
bd508178 AD |
1553 | break; |
1554 | case ixgbe_mac_82599EB: | |
b93a2226 | 1555 | case ixgbe_mac_X540: |
e8e26350 | 1556 | ixgbe_set_ivar(adapter, -1, 1, v_idx); |
bd508178 AD |
1557 | break; |
1558 | ||
1559 | default: | |
1560 | break; | |
1561 | } | |
021230d4 AV |
1562 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950); |
1563 | ||
41fb9248 | 1564 | /* set up to autoclear timer, and the vectors */ |
021230d4 | 1565 | mask = IXGBE_EIMS_ENABLE_MASK; |
1cdd1ec8 GR |
1566 | if (adapter->num_vfs) |
1567 | mask &= ~(IXGBE_EIMS_OTHER | | |
1568 | IXGBE_EIMS_MAILBOX | | |
1569 | IXGBE_EIMS_LSC); | |
1570 | else | |
1571 | mask &= ~(IXGBE_EIMS_OTHER | IXGBE_EIMS_LSC); | |
021230d4 | 1572 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask); |
9a799d71 AK |
1573 | } |
1574 | ||
f494e8fa AV |
1575 | enum latency_range { |
1576 | lowest_latency = 0, | |
1577 | low_latency = 1, | |
1578 | bulk_latency = 2, | |
1579 | latency_invalid = 255 | |
1580 | }; | |
1581 | ||
1582 | /** | |
1583 | * ixgbe_update_itr - update the dynamic ITR value based on statistics | |
bd198058 AD |
1584 | * @q_vector: structure containing interrupt and ring information |
1585 | * @ring_container: structure containing ring performance data | |
f494e8fa AV |
1586 | * |
1587 | * Stores a new ITR value based on packets and byte | |
1588 | * counts during the last interrupt. The advantage of per interrupt | |
1589 | * computation is faster updates and more accurate ITR for the current | |
1590 | * traffic pattern. Constants in this function were computed | |
1591 | * based on theoretical maximum wire speed and thresholds were set based | |
1592 | * on testing data as well as attempting to minimize response time | |
1593 | * while increasing bulk throughput. | |
1594 | * this functionality is controlled by the InterruptThrottleRate module | |
1595 | * parameter (see ixgbe_param.c) | |
1596 | **/ | |
bd198058 AD |
1597 | static void ixgbe_update_itr(struct ixgbe_q_vector *q_vector, |
1598 | struct ixgbe_ring_container *ring_container) | |
f494e8fa | 1599 | { |
f494e8fa | 1600 | u64 bytes_perint; |
bd198058 AD |
1601 | struct ixgbe_adapter *adapter = q_vector->adapter; |
1602 | int bytes = ring_container->total_bytes; | |
1603 | int packets = ring_container->total_packets; | |
1604 | u32 timepassed_us; | |
1605 | u8 itr_setting = ring_container->itr; | |
f494e8fa AV |
1606 | |
1607 | if (packets == 0) | |
bd198058 | 1608 | return; |
f494e8fa AV |
1609 | |
1610 | /* simple throttlerate management | |
1611 | * 0-20MB/s lowest (100000 ints/s) | |
1612 | * 20-100MB/s low (20000 ints/s) | |
1613 | * 100-1249MB/s bulk (8000 ints/s) | |
1614 | */ | |
1615 | /* what was last interrupt timeslice? */ | |
bd198058 | 1616 | timepassed_us = 1000000/q_vector->eitr; |
f494e8fa AV |
1617 | bytes_perint = bytes / timepassed_us; /* bytes/usec */ |
1618 | ||
1619 | switch (itr_setting) { | |
1620 | case lowest_latency: | |
1621 | if (bytes_perint > adapter->eitr_low) | |
bd198058 | 1622 | itr_setting = low_latency; |
f494e8fa AV |
1623 | break; |
1624 | case low_latency: | |
1625 | if (bytes_perint > adapter->eitr_high) | |
bd198058 | 1626 | itr_setting = bulk_latency; |
f494e8fa | 1627 | else if (bytes_perint <= adapter->eitr_low) |
bd198058 | 1628 | itr_setting = lowest_latency; |
f494e8fa AV |
1629 | break; |
1630 | case bulk_latency: | |
1631 | if (bytes_perint <= adapter->eitr_high) | |
bd198058 | 1632 | itr_setting = low_latency; |
f494e8fa AV |
1633 | break; |
1634 | } | |
1635 | ||
bd198058 AD |
1636 | /* clear work counters since we have the values we need */ |
1637 | ring_container->total_bytes = 0; | |
1638 | ring_container->total_packets = 0; | |
1639 | ||
1640 | /* write updated itr to ring container */ | |
1641 | ring_container->itr = itr_setting; | |
f494e8fa AV |
1642 | } |
1643 | ||
509ee935 JB |
1644 | /** |
1645 | * ixgbe_write_eitr - write EITR register in hardware specific way | |
fe49f04a | 1646 | * @q_vector: structure containing interrupt and ring information |
509ee935 JB |
1647 | * |
1648 | * This function is made to be called by ethtool and by the driver | |
1649 | * when it needs to update EITR registers at runtime. Hardware | |
1650 | * specific quirks/differences are taken care of here. | |
1651 | */ | |
fe49f04a | 1652 | void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector) |
509ee935 | 1653 | { |
fe49f04a | 1654 | struct ixgbe_adapter *adapter = q_vector->adapter; |
509ee935 | 1655 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a AD |
1656 | int v_idx = q_vector->v_idx; |
1657 | u32 itr_reg = EITR_INTS_PER_SEC_TO_REG(q_vector->eitr); | |
1658 | ||
bd508178 AD |
1659 | switch (adapter->hw.mac.type) { |
1660 | case ixgbe_mac_82598EB: | |
509ee935 JB |
1661 | /* must write high and low 16 bits to reset counter */ |
1662 | itr_reg |= (itr_reg << 16); | |
bd508178 AD |
1663 | break; |
1664 | case ixgbe_mac_82599EB: | |
b93a2226 | 1665 | case ixgbe_mac_X540: |
f8d1dcaf | 1666 | /* |
b93a2226 | 1667 | * 82599 and X540 can support a value of zero, so allow it for |
f8d1dcaf JB |
1668 | * max interrupt rate, but there is an errata where it can |
1669 | * not be zero with RSC | |
1670 | */ | |
1671 | if (itr_reg == 8 && | |
1672 | !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)) | |
1673 | itr_reg = 0; | |
1674 | ||
509ee935 JB |
1675 | /* |
1676 | * set the WDIS bit to not clear the timer bits and cause an | |
1677 | * immediate assertion of the interrupt | |
1678 | */ | |
1679 | itr_reg |= IXGBE_EITR_CNT_WDIS; | |
bd508178 AD |
1680 | break; |
1681 | default: | |
1682 | break; | |
509ee935 JB |
1683 | } |
1684 | IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg); | |
1685 | } | |
1686 | ||
bd198058 | 1687 | static void ixgbe_set_itr(struct ixgbe_q_vector *q_vector) |
f494e8fa | 1688 | { |
bd198058 AD |
1689 | u32 new_itr = q_vector->eitr; |
1690 | u8 current_itr; | |
f494e8fa | 1691 | |
bd198058 AD |
1692 | ixgbe_update_itr(q_vector, &q_vector->tx); |
1693 | ixgbe_update_itr(q_vector, &q_vector->rx); | |
f494e8fa | 1694 | |
08c8833b | 1695 | current_itr = max(q_vector->rx.itr, q_vector->tx.itr); |
f494e8fa AV |
1696 | |
1697 | switch (current_itr) { | |
1698 | /* counts and packets in update_itr are dependent on these numbers */ | |
1699 | case lowest_latency: | |
1700 | new_itr = 100000; | |
1701 | break; | |
1702 | case low_latency: | |
1703 | new_itr = 20000; /* aka hwitr = ~200 */ | |
1704 | break; | |
1705 | case bulk_latency: | |
f494e8fa AV |
1706 | new_itr = 8000; |
1707 | break; | |
bd198058 AD |
1708 | default: |
1709 | break; | |
f494e8fa AV |
1710 | } |
1711 | ||
1712 | if (new_itr != q_vector->eitr) { | |
fe49f04a | 1713 | /* do an exponential smoothing */ |
125601bf | 1714 | new_itr = ((q_vector->eitr * 9) + new_itr)/10; |
509ee935 | 1715 | |
bd198058 | 1716 | /* save the algorithm value here */ |
509ee935 | 1717 | q_vector->eitr = new_itr; |
fe49f04a AD |
1718 | |
1719 | ixgbe_write_eitr(q_vector); | |
f494e8fa | 1720 | } |
f494e8fa AV |
1721 | } |
1722 | ||
119fc60a | 1723 | /** |
f0f9778d AD |
1724 | * ixgbe_check_overtemp_subtask - check for over tempurature |
1725 | * @adapter: pointer to adapter | |
119fc60a | 1726 | **/ |
f0f9778d | 1727 | static void ixgbe_check_overtemp_subtask(struct ixgbe_adapter *adapter) |
119fc60a | 1728 | { |
119fc60a MC |
1729 | struct ixgbe_hw *hw = &adapter->hw; |
1730 | u32 eicr = adapter->interrupt_event; | |
1731 | ||
f0f9778d | 1732 | if (test_bit(__IXGBE_DOWN, &adapter->state)) |
7ca647bd JP |
1733 | return; |
1734 | ||
f0f9778d AD |
1735 | if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) && |
1736 | !(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_EVENT)) | |
1737 | return; | |
1738 | ||
1739 | adapter->flags2 &= ~IXGBE_FLAG2_TEMP_SENSOR_EVENT; | |
1740 | ||
7ca647bd | 1741 | switch (hw->device_id) { |
f0f9778d AD |
1742 | case IXGBE_DEV_ID_82599_T3_LOM: |
1743 | /* | |
1744 | * Since the warning interrupt is for both ports | |
1745 | * we don't have to check if: | |
1746 | * - This interrupt wasn't for our port. | |
1747 | * - We may have missed the interrupt so always have to | |
1748 | * check if we got a LSC | |
1749 | */ | |
1750 | if (!(eicr & IXGBE_EICR_GPI_SDP0) && | |
1751 | !(eicr & IXGBE_EICR_LSC)) | |
1752 | return; | |
1753 | ||
1754 | if (!(eicr & IXGBE_EICR_LSC) && hw->mac.ops.check_link) { | |
1755 | u32 autoneg; | |
1756 | bool link_up = false; | |
7ca647bd | 1757 | |
7ca647bd JP |
1758 | hw->mac.ops.check_link(hw, &autoneg, &link_up, false); |
1759 | ||
f0f9778d AD |
1760 | if (link_up) |
1761 | return; | |
1762 | } | |
1763 | ||
1764 | /* Check if this is not due to overtemp */ | |
1765 | if (hw->phy.ops.check_overtemp(hw) != IXGBE_ERR_OVERTEMP) | |
1766 | return; | |
1767 | ||
1768 | break; | |
7ca647bd JP |
1769 | default: |
1770 | if (!(eicr & IXGBE_EICR_GPI_SDP0)) | |
119fc60a | 1771 | return; |
7ca647bd | 1772 | break; |
119fc60a | 1773 | } |
7ca647bd JP |
1774 | e_crit(drv, |
1775 | "Network adapter has been stopped because it has over heated. " | |
1776 | "Restart the computer. If the problem persists, " | |
1777 | "power off the system and replace the adapter\n"); | |
f0f9778d AD |
1778 | |
1779 | adapter->interrupt_event = 0; | |
119fc60a MC |
1780 | } |
1781 | ||
0befdb3e JB |
1782 | static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr) |
1783 | { | |
1784 | struct ixgbe_hw *hw = &adapter->hw; | |
1785 | ||
1786 | if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) && | |
1787 | (eicr & IXGBE_EICR_GPI_SDP1)) { | |
396e799c | 1788 | e_crit(probe, "Fan has stopped, replace the adapter\n"); |
0befdb3e JB |
1789 | /* write to clear the interrupt */ |
1790 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1); | |
1791 | } | |
1792 | } | |
cf8280ee | 1793 | |
e8e26350 PW |
1794 | static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr) |
1795 | { | |
1796 | struct ixgbe_hw *hw = &adapter->hw; | |
1797 | ||
73c4b7cd AD |
1798 | if (eicr & IXGBE_EICR_GPI_SDP2) { |
1799 | /* Clear the interrupt */ | |
1800 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2); | |
7086400d AD |
1801 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { |
1802 | adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET; | |
1803 | ixgbe_service_event_schedule(adapter); | |
1804 | } | |
73c4b7cd AD |
1805 | } |
1806 | ||
e8e26350 PW |
1807 | if (eicr & IXGBE_EICR_GPI_SDP1) { |
1808 | /* Clear the interrupt */ | |
1809 | IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1); | |
7086400d AD |
1810 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { |
1811 | adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG; | |
1812 | ixgbe_service_event_schedule(adapter); | |
1813 | } | |
e8e26350 PW |
1814 | } |
1815 | } | |
1816 | ||
cf8280ee JB |
1817 | static void ixgbe_check_lsc(struct ixgbe_adapter *adapter) |
1818 | { | |
1819 | struct ixgbe_hw *hw = &adapter->hw; | |
1820 | ||
1821 | adapter->lsc_int++; | |
1822 | adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE; | |
1823 | adapter->link_check_timeout = jiffies; | |
1824 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { | |
1825 | IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC); | |
8a0717f3 | 1826 | IXGBE_WRITE_FLUSH(hw); |
93c52dd0 | 1827 | ixgbe_service_event_schedule(adapter); |
cf8280ee JB |
1828 | } |
1829 | } | |
1830 | ||
fe49f04a AD |
1831 | static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter, |
1832 | u64 qmask) | |
1833 | { | |
1834 | u32 mask; | |
bd508178 | 1835 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a | 1836 | |
bd508178 AD |
1837 | switch (hw->mac.type) { |
1838 | case ixgbe_mac_82598EB: | |
fe49f04a | 1839 | mask = (IXGBE_EIMS_RTX_QUEUE & qmask); |
bd508178 AD |
1840 | IXGBE_WRITE_REG(hw, IXGBE_EIMS, mask); |
1841 | break; | |
1842 | case ixgbe_mac_82599EB: | |
b93a2226 | 1843 | case ixgbe_mac_X540: |
fe49f04a | 1844 | mask = (qmask & 0xFFFFFFFF); |
bd508178 AD |
1845 | if (mask) |
1846 | IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask); | |
fe49f04a | 1847 | mask = (qmask >> 32); |
bd508178 AD |
1848 | if (mask) |
1849 | IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask); | |
1850 | break; | |
1851 | default: | |
1852 | break; | |
fe49f04a AD |
1853 | } |
1854 | /* skip the flush */ | |
1855 | } | |
1856 | ||
1857 | static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter, | |
e8e9f696 | 1858 | u64 qmask) |
fe49f04a AD |
1859 | { |
1860 | u32 mask; | |
bd508178 | 1861 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a | 1862 | |
bd508178 AD |
1863 | switch (hw->mac.type) { |
1864 | case ixgbe_mac_82598EB: | |
fe49f04a | 1865 | mask = (IXGBE_EIMS_RTX_QUEUE & qmask); |
bd508178 AD |
1866 | IXGBE_WRITE_REG(hw, IXGBE_EIMC, mask); |
1867 | break; | |
1868 | case ixgbe_mac_82599EB: | |
b93a2226 | 1869 | case ixgbe_mac_X540: |
fe49f04a | 1870 | mask = (qmask & 0xFFFFFFFF); |
bd508178 AD |
1871 | if (mask) |
1872 | IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), mask); | |
fe49f04a | 1873 | mask = (qmask >> 32); |
bd508178 AD |
1874 | if (mask) |
1875 | IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), mask); | |
1876 | break; | |
1877 | default: | |
1878 | break; | |
fe49f04a AD |
1879 | } |
1880 | /* skip the flush */ | |
1881 | } | |
1882 | ||
021230d4 | 1883 | /** |
2c4af694 AD |
1884 | * ixgbe_irq_enable - Enable default interrupt generation settings |
1885 | * @adapter: board private structure | |
021230d4 | 1886 | **/ |
2c4af694 AD |
1887 | static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter, bool queues, |
1888 | bool flush) | |
9a799d71 | 1889 | { |
2c4af694 | 1890 | u32 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE); |
9a799d71 | 1891 | |
2c4af694 AD |
1892 | /* don't reenable LSC while waiting for link */ |
1893 | if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) | |
1894 | mask &= ~IXGBE_EIMS_LSC; | |
9a799d71 | 1895 | |
2c4af694 AD |
1896 | if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) |
1897 | mask |= IXGBE_EIMS_GPI_SDP0; | |
1898 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) | |
1899 | mask |= IXGBE_EIMS_GPI_SDP1; | |
1900 | switch (adapter->hw.mac.type) { | |
1901 | case ixgbe_mac_82599EB: | |
1902 | case ixgbe_mac_X540: | |
1903 | mask |= IXGBE_EIMS_ECC; | |
1904 | mask |= IXGBE_EIMS_GPI_SDP1; | |
1905 | mask |= IXGBE_EIMS_GPI_SDP2; | |
1906 | mask |= IXGBE_EIMS_MAILBOX; | |
1907 | break; | |
1908 | default: | |
1909 | break; | |
9a799d71 | 1910 | } |
2c4af694 AD |
1911 | if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) && |
1912 | !(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT)) | |
1913 | mask |= IXGBE_EIMS_FLOW_DIR; | |
9a799d71 | 1914 | |
2c4af694 AD |
1915 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask); |
1916 | if (queues) | |
1917 | ixgbe_irq_enable_queues(adapter, ~0); | |
1918 | if (flush) | |
1919 | IXGBE_WRITE_FLUSH(&adapter->hw); | |
9a799d71 AK |
1920 | } |
1921 | ||
2c4af694 | 1922 | static irqreturn_t ixgbe_msix_other(int irq, void *data) |
f0848276 | 1923 | { |
a65151ba | 1924 | struct ixgbe_adapter *adapter = data; |
9a799d71 | 1925 | struct ixgbe_hw *hw = &adapter->hw; |
54037505 | 1926 | u32 eicr; |
91281fd3 | 1927 | |
54037505 DS |
1928 | /* |
1929 | * Workaround for Silicon errata. Use clear-by-write instead | |
1930 | * of clear-by-read. Reading with EICS will return the | |
1931 | * interrupt causes without clearing, which later be done | |
1932 | * with the write to EICR. | |
1933 | */ | |
1934 | eicr = IXGBE_READ_REG(hw, IXGBE_EICS); | |
1935 | IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr); | |
33cf09c9 | 1936 | |
cf8280ee JB |
1937 | if (eicr & IXGBE_EICR_LSC) |
1938 | ixgbe_check_lsc(adapter); | |
f0848276 | 1939 | |
1cdd1ec8 GR |
1940 | if (eicr & IXGBE_EICR_MAILBOX) |
1941 | ixgbe_msg_task(adapter); | |
efe3d3c8 | 1942 | |
bd508178 AD |
1943 | switch (hw->mac.type) { |
1944 | case ixgbe_mac_82599EB: | |
b93a2226 | 1945 | case ixgbe_mac_X540: |
2c4af694 AD |
1946 | if (eicr & IXGBE_EICR_ECC) |
1947 | e_info(link, "Received unrecoverable ECC Err, please " | |
1948 | "reboot\n"); | |
c4cf55e5 PWJ |
1949 | /* Handle Flow Director Full threshold interrupt */ |
1950 | if (eicr & IXGBE_EICR_FLOW_DIR) { | |
d034acf1 | 1951 | int reinit_count = 0; |
c4cf55e5 | 1952 | int i; |
c4cf55e5 | 1953 | for (i = 0; i < adapter->num_tx_queues; i++) { |
d034acf1 | 1954 | struct ixgbe_ring *ring = adapter->tx_ring[i]; |
7d637bcc | 1955 | if (test_and_clear_bit(__IXGBE_TX_FDIR_INIT_DONE, |
d034acf1 AD |
1956 | &ring->state)) |
1957 | reinit_count++; | |
1958 | } | |
1959 | if (reinit_count) { | |
1960 | /* no more flow director interrupts until after init */ | |
1961 | IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_FLOW_DIR); | |
d034acf1 AD |
1962 | adapter->flags2 |= IXGBE_FLAG2_FDIR_REQUIRES_REINIT; |
1963 | ixgbe_service_event_schedule(adapter); | |
c4cf55e5 PWJ |
1964 | } |
1965 | } | |
f0f9778d AD |
1966 | ixgbe_check_sfp_event(adapter, eicr); |
1967 | if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) && | |
1968 | ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC))) { | |
1969 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { | |
1970 | adapter->interrupt_event = eicr; | |
1971 | adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_EVENT; | |
1972 | ixgbe_service_event_schedule(adapter); | |
c4cf55e5 PWJ |
1973 | } |
1974 | } | |
bd508178 AD |
1975 | break; |
1976 | default: | |
1977 | break; | |
c4cf55e5 | 1978 | } |
f0848276 | 1979 | |
bd508178 | 1980 | ixgbe_check_fan_failure(adapter, eicr); |
efe3d3c8 | 1981 | |
7086400d | 1982 | /* re-enable the original interrupt state, no lsc, no queues */ |
d4f80882 | 1983 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) |
2c4af694 | 1984 | ixgbe_irq_enable(adapter, false, false); |
f0848276 | 1985 | |
9a799d71 | 1986 | return IRQ_HANDLED; |
f0848276 | 1987 | } |
91281fd3 | 1988 | |
4ff7fb12 | 1989 | static irqreturn_t ixgbe_msix_clean_rings(int irq, void *data) |
91281fd3 | 1990 | { |
021230d4 | 1991 | struct ixgbe_q_vector *q_vector = data; |
91281fd3 | 1992 | |
9b471446 | 1993 | /* EIAM disabled interrupts (on this vector) for us */ |
91281fd3 | 1994 | |
4ff7fb12 AD |
1995 | if (q_vector->rx.ring || q_vector->tx.ring) |
1996 | napi_schedule(&q_vector->napi); | |
91281fd3 | 1997 | |
9a799d71 | 1998 | return IRQ_HANDLED; |
91281fd3 AD |
1999 | } |
2000 | ||
021230d4 | 2001 | static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx, |
e8e9f696 | 2002 | int r_idx) |
021230d4 | 2003 | { |
7a921c93 | 2004 | struct ixgbe_q_vector *q_vector = a->q_vector[v_idx]; |
2274543f | 2005 | struct ixgbe_ring *rx_ring = a->rx_ring[r_idx]; |
7a921c93 | 2006 | |
2274543f | 2007 | rx_ring->q_vector = q_vector; |
efe3d3c8 AD |
2008 | rx_ring->next = q_vector->rx.ring; |
2009 | q_vector->rx.ring = rx_ring; | |
2010 | q_vector->rx.count++; | |
021230d4 AV |
2011 | } |
2012 | ||
2013 | static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx, | |
e8e9f696 | 2014 | int t_idx) |
021230d4 | 2015 | { |
7a921c93 | 2016 | struct ixgbe_q_vector *q_vector = a->q_vector[v_idx]; |
2274543f | 2017 | struct ixgbe_ring *tx_ring = a->tx_ring[t_idx]; |
7a921c93 | 2018 | |
2274543f | 2019 | tx_ring->q_vector = q_vector; |
efe3d3c8 AD |
2020 | tx_ring->next = q_vector->tx.ring; |
2021 | q_vector->tx.ring = tx_ring; | |
2022 | q_vector->tx.count++; | |
bd198058 | 2023 | q_vector->tx.work_limit = a->tx_work_limit; |
021230d4 AV |
2024 | } |
2025 | ||
9a799d71 | 2026 | /** |
021230d4 AV |
2027 | * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors |
2028 | * @adapter: board private structure to initialize | |
9a799d71 | 2029 | * |
021230d4 AV |
2030 | * This function maps descriptor rings to the queue-specific vectors |
2031 | * we were allotted through the MSI-X enabling code. Ideally, we'd have | |
2032 | * one vector per ring/queue, but on a constrained vector budget, we | |
2033 | * group the rings as "efficiently" as possible. You would add new | |
2034 | * mapping configurations in here. | |
9a799d71 | 2035 | **/ |
4cc6df29 | 2036 | static void ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter) |
021230d4 | 2037 | { |
4cc6df29 AD |
2038 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
2039 | int rxr_remaining = adapter->num_rx_queues, rxr_idx = 0; | |
2040 | int txr_remaining = adapter->num_tx_queues, txr_idx = 0; | |
021230d4 | 2041 | int v_start = 0; |
021230d4 | 2042 | |
4cc6df29 | 2043 | /* only one q_vector if MSI-X is disabled. */ |
021230d4 | 2044 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) |
4cc6df29 | 2045 | q_vectors = 1; |
d0759ebb | 2046 | |
021230d4 | 2047 | /* |
4cc6df29 AD |
2048 | * If we don't have enough vectors for a 1-to-1 mapping, we'll have to |
2049 | * group them so there are multiple queues per vector. | |
2050 | * | |
2051 | * Re-adjusting *qpv takes care of the remainder. | |
021230d4 | 2052 | */ |
4cc6df29 AD |
2053 | for (; v_start < q_vectors && rxr_remaining; v_start++) { |
2054 | int rqpv = DIV_ROUND_UP(rxr_remaining, q_vectors - v_start); | |
2055 | for (; rqpv; rqpv--, rxr_idx++, rxr_remaining--) | |
021230d4 | 2056 | map_vector_to_rxq(adapter, v_start, rxr_idx); |
021230d4 | 2057 | } |
9a799d71 | 2058 | |
021230d4 | 2059 | /* |
4cc6df29 AD |
2060 | * If there are not enough q_vectors for each ring to have it's own |
2061 | * vector then we must pair up Rx/Tx on a each vector | |
021230d4 | 2062 | */ |
4cc6df29 AD |
2063 | if ((v_start + txr_remaining) > q_vectors) |
2064 | v_start = 0; | |
2065 | ||
2066 | for (; v_start < q_vectors && txr_remaining; v_start++) { | |
2067 | int tqpv = DIV_ROUND_UP(txr_remaining, q_vectors - v_start); | |
2068 | for (; tqpv; tqpv--, txr_idx++, txr_remaining--) | |
2069 | map_vector_to_txq(adapter, v_start, txr_idx); | |
9a799d71 | 2070 | } |
021230d4 AV |
2071 | } |
2072 | ||
2073 | /** | |
2074 | * ixgbe_request_msix_irqs - Initialize MSI-X interrupts | |
2075 | * @adapter: board private structure | |
2076 | * | |
2077 | * ixgbe_request_msix_irqs allocates MSI-X vectors and requests | |
2078 | * interrupts from the kernel. | |
2079 | **/ | |
2080 | static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter) | |
2081 | { | |
2082 | struct net_device *netdev = adapter->netdev; | |
207867f5 AD |
2083 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
2084 | int vector, err; | |
e8e9f696 | 2085 | int ri = 0, ti = 0; |
021230d4 | 2086 | |
021230d4 | 2087 | for (vector = 0; vector < q_vectors; vector++) { |
d0759ebb | 2088 | struct ixgbe_q_vector *q_vector = adapter->q_vector[vector]; |
207867f5 | 2089 | struct msix_entry *entry = &adapter->msix_entries[vector]; |
cb13fc20 | 2090 | |
4ff7fb12 | 2091 | if (q_vector->tx.ring && q_vector->rx.ring) { |
9fe93afd | 2092 | snprintf(q_vector->name, sizeof(q_vector->name) - 1, |
4ff7fb12 AD |
2093 | "%s-%s-%d", netdev->name, "TxRx", ri++); |
2094 | ti++; | |
2095 | } else if (q_vector->rx.ring) { | |
9fe93afd | 2096 | snprintf(q_vector->name, sizeof(q_vector->name) - 1, |
4ff7fb12 AD |
2097 | "%s-%s-%d", netdev->name, "rx", ri++); |
2098 | } else if (q_vector->tx.ring) { | |
9fe93afd | 2099 | snprintf(q_vector->name, sizeof(q_vector->name) - 1, |
4ff7fb12 | 2100 | "%s-%s-%d", netdev->name, "tx", ti++); |
d0759ebb AD |
2101 | } else { |
2102 | /* skip this unused q_vector */ | |
2103 | continue; | |
32aa77a4 | 2104 | } |
207867f5 AD |
2105 | err = request_irq(entry->vector, &ixgbe_msix_clean_rings, 0, |
2106 | q_vector->name, q_vector); | |
9a799d71 | 2107 | if (err) { |
396e799c | 2108 | e_err(probe, "request_irq failed for MSIX interrupt " |
849c4542 | 2109 | "Error: %d\n", err); |
021230d4 | 2110 | goto free_queue_irqs; |
9a799d71 | 2111 | } |
207867f5 AD |
2112 | /* If Flow Director is enabled, set interrupt affinity */ |
2113 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) { | |
2114 | /* assign the mask for this irq */ | |
2115 | irq_set_affinity_hint(entry->vector, | |
2116 | q_vector->affinity_mask); | |
2117 | } | |
9a799d71 AK |
2118 | } |
2119 | ||
021230d4 | 2120 | err = request_irq(adapter->msix_entries[vector].vector, |
2c4af694 | 2121 | ixgbe_msix_other, 0, netdev->name, adapter); |
9a799d71 | 2122 | if (err) { |
396e799c | 2123 | e_err(probe, "request_irq for msix_lsc failed: %d\n", err); |
021230d4 | 2124 | goto free_queue_irqs; |
9a799d71 AK |
2125 | } |
2126 | ||
9a799d71 AK |
2127 | return 0; |
2128 | ||
021230d4 | 2129 | free_queue_irqs: |
207867f5 AD |
2130 | while (vector) { |
2131 | vector--; | |
2132 | irq_set_affinity_hint(adapter->msix_entries[vector].vector, | |
2133 | NULL); | |
2134 | free_irq(adapter->msix_entries[vector].vector, | |
2135 | adapter->q_vector[vector]); | |
2136 | } | |
021230d4 AV |
2137 | adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED; |
2138 | pci_disable_msix(adapter->pdev); | |
9a799d71 AK |
2139 | kfree(adapter->msix_entries); |
2140 | adapter->msix_entries = NULL; | |
9a799d71 AK |
2141 | return err; |
2142 | } | |
2143 | ||
2144 | /** | |
021230d4 | 2145 | * ixgbe_intr - legacy mode Interrupt Handler |
9a799d71 AK |
2146 | * @irq: interrupt number |
2147 | * @data: pointer to a network interface device structure | |
9a799d71 AK |
2148 | **/ |
2149 | static irqreturn_t ixgbe_intr(int irq, void *data) | |
2150 | { | |
a65151ba | 2151 | struct ixgbe_adapter *adapter = data; |
9a799d71 | 2152 | struct ixgbe_hw *hw = &adapter->hw; |
7a921c93 | 2153 | struct ixgbe_q_vector *q_vector = adapter->q_vector[0]; |
9a799d71 AK |
2154 | u32 eicr; |
2155 | ||
54037505 | 2156 | /* |
6af3b9eb | 2157 | * Workaround for silicon errata on 82598. Mask the interrupts |
54037505 DS |
2158 | * before the read of EICR. |
2159 | */ | |
2160 | IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK); | |
2161 | ||
021230d4 AV |
2162 | /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read |
2163 | * therefore no explict interrupt disable is necessary */ | |
2164 | eicr = IXGBE_READ_REG(hw, IXGBE_EICR); | |
f47cf66e | 2165 | if (!eicr) { |
6af3b9eb ET |
2166 | /* |
2167 | * shared interrupt alert! | |
f47cf66e | 2168 | * make sure interrupts are enabled because the read will |
6af3b9eb ET |
2169 | * have disabled interrupts due to EIAM |
2170 | * finish the workaround of silicon errata on 82598. Unmask | |
2171 | * the interrupt that we masked before the EICR read. | |
2172 | */ | |
2173 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
2174 | ixgbe_irq_enable(adapter, true, true); | |
9a799d71 | 2175 | return IRQ_NONE; /* Not our interrupt */ |
f47cf66e | 2176 | } |
9a799d71 | 2177 | |
cf8280ee JB |
2178 | if (eicr & IXGBE_EICR_LSC) |
2179 | ixgbe_check_lsc(adapter); | |
021230d4 | 2180 | |
bd508178 AD |
2181 | switch (hw->mac.type) { |
2182 | case ixgbe_mac_82599EB: | |
e8e26350 | 2183 | ixgbe_check_sfp_event(adapter, eicr); |
bd508178 AD |
2184 | if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) && |
2185 | ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC))) { | |
f0f9778d AD |
2186 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) { |
2187 | adapter->interrupt_event = eicr; | |
2188 | adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_EVENT; | |
2189 | ixgbe_service_event_schedule(adapter); | |
2190 | } | |
bd508178 AD |
2191 | } |
2192 | break; | |
2193 | default: | |
2194 | break; | |
2195 | } | |
e8e26350 | 2196 | |
0befdb3e JB |
2197 | ixgbe_check_fan_failure(adapter, eicr); |
2198 | ||
7a921c93 | 2199 | if (napi_schedule_prep(&(q_vector->napi))) { |
021230d4 | 2200 | /* would disable interrupts here but EIAM disabled it */ |
7a921c93 | 2201 | __napi_schedule(&(q_vector->napi)); |
9a799d71 AK |
2202 | } |
2203 | ||
6af3b9eb ET |
2204 | /* |
2205 | * re-enable link(maybe) and non-queue interrupts, no flush. | |
2206 | * ixgbe_poll will re-enable the queue interrupts | |
2207 | */ | |
2208 | ||
2209 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
2210 | ixgbe_irq_enable(adapter, false, false); | |
2211 | ||
9a799d71 AK |
2212 | return IRQ_HANDLED; |
2213 | } | |
2214 | ||
021230d4 AV |
2215 | static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter) |
2216 | { | |
efe3d3c8 AD |
2217 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
2218 | int i; | |
2219 | ||
2220 | /* legacy and MSI only use one vector */ | |
2221 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) | |
2222 | q_vectors = 1; | |
2223 | ||
2224 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
2225 | adapter->rx_ring[i]->q_vector = NULL; | |
2226 | adapter->rx_ring[i]->next = NULL; | |
2227 | } | |
2228 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
2229 | adapter->tx_ring[i]->q_vector = NULL; | |
2230 | adapter->tx_ring[i]->next = NULL; | |
2231 | } | |
021230d4 AV |
2232 | |
2233 | for (i = 0; i < q_vectors; i++) { | |
7a921c93 | 2234 | struct ixgbe_q_vector *q_vector = adapter->q_vector[i]; |
efe3d3c8 AD |
2235 | memset(&q_vector->rx, 0, sizeof(struct ixgbe_ring_container)); |
2236 | memset(&q_vector->tx, 0, sizeof(struct ixgbe_ring_container)); | |
021230d4 AV |
2237 | } |
2238 | } | |
2239 | ||
9a799d71 AK |
2240 | /** |
2241 | * ixgbe_request_irq - initialize interrupts | |
2242 | * @adapter: board private structure | |
2243 | * | |
2244 | * Attempts to configure interrupts using the best available | |
2245 | * capabilities of the hardware and kernel. | |
2246 | **/ | |
021230d4 | 2247 | static int ixgbe_request_irq(struct ixgbe_adapter *adapter) |
9a799d71 AK |
2248 | { |
2249 | struct net_device *netdev = adapter->netdev; | |
021230d4 | 2250 | int err; |
9a799d71 | 2251 | |
4cc6df29 AD |
2252 | /* map all of the rings to the q_vectors */ |
2253 | ixgbe_map_rings_to_vectors(adapter); | |
2254 | ||
2255 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) | |
021230d4 | 2256 | err = ixgbe_request_msix_irqs(adapter); |
4cc6df29 | 2257 | else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) |
a0607fd3 | 2258 | err = request_irq(adapter->pdev->irq, ixgbe_intr, 0, |
a65151ba | 2259 | netdev->name, adapter); |
4cc6df29 | 2260 | else |
a0607fd3 | 2261 | err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED, |
a65151ba | 2262 | netdev->name, adapter); |
9a799d71 | 2263 | |
4cc6df29 | 2264 | if (err) { |
396e799c | 2265 | e_err(probe, "request_irq failed, Error %d\n", err); |
9a799d71 | 2266 | |
4cc6df29 AD |
2267 | /* place q_vectors and rings back into a known good state */ |
2268 | ixgbe_reset_q_vectors(adapter); | |
2269 | } | |
2270 | ||
9a799d71 AK |
2271 | return err; |
2272 | } | |
2273 | ||
2274 | static void ixgbe_free_irq(struct ixgbe_adapter *adapter) | |
2275 | { | |
9a799d71 | 2276 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
021230d4 | 2277 | int i, q_vectors; |
9a799d71 | 2278 | |
021230d4 | 2279 | q_vectors = adapter->num_msix_vectors; |
021230d4 | 2280 | i = q_vectors - 1; |
a65151ba | 2281 | free_irq(adapter->msix_entries[i].vector, adapter); |
021230d4 | 2282 | i--; |
4cc6df29 | 2283 | |
021230d4 | 2284 | for (; i >= 0; i--) { |
894ff7cf | 2285 | /* free only the irqs that were actually requested */ |
4ff7fb12 AD |
2286 | if (!adapter->q_vector[i]->rx.ring && |
2287 | !adapter->q_vector[i]->tx.ring) | |
894ff7cf AD |
2288 | continue; |
2289 | ||
207867f5 AD |
2290 | /* clear the affinity_mask in the IRQ descriptor */ |
2291 | irq_set_affinity_hint(adapter->msix_entries[i].vector, | |
2292 | NULL); | |
2293 | ||
021230d4 | 2294 | free_irq(adapter->msix_entries[i].vector, |
e8e9f696 | 2295 | adapter->q_vector[i]); |
021230d4 | 2296 | } |
021230d4 | 2297 | } else { |
a65151ba | 2298 | free_irq(adapter->pdev->irq, adapter); |
9a799d71 | 2299 | } |
207867f5 AD |
2300 | |
2301 | /* clear q_vector state information */ | |
2302 | ixgbe_reset_q_vectors(adapter); | |
9a799d71 AK |
2303 | } |
2304 | ||
22d5a71b JB |
2305 | /** |
2306 | * ixgbe_irq_disable - Mask off interrupt generation on the NIC | |
2307 | * @adapter: board private structure | |
2308 | **/ | |
2309 | static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter) | |
2310 | { | |
bd508178 AD |
2311 | switch (adapter->hw.mac.type) { |
2312 | case ixgbe_mac_82598EB: | |
835462fc | 2313 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0); |
bd508178 AD |
2314 | break; |
2315 | case ixgbe_mac_82599EB: | |
b93a2226 | 2316 | case ixgbe_mac_X540: |
835462fc NS |
2317 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000); |
2318 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0); | |
22d5a71b | 2319 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0); |
bd508178 AD |
2320 | break; |
2321 | default: | |
2322 | break; | |
22d5a71b JB |
2323 | } |
2324 | IXGBE_WRITE_FLUSH(&adapter->hw); | |
2325 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { | |
2326 | int i; | |
2327 | for (i = 0; i < adapter->num_msix_vectors; i++) | |
2328 | synchronize_irq(adapter->msix_entries[i].vector); | |
2329 | } else { | |
2330 | synchronize_irq(adapter->pdev->irq); | |
2331 | } | |
2332 | } | |
2333 | ||
9a799d71 AK |
2334 | /** |
2335 | * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts | |
2336 | * | |
2337 | **/ | |
2338 | static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter) | |
2339 | { | |
9a799d71 AK |
2340 | struct ixgbe_hw *hw = &adapter->hw; |
2341 | ||
021230d4 | 2342 | IXGBE_WRITE_REG(hw, IXGBE_EITR(0), |
e8e9f696 | 2343 | EITR_INTS_PER_SEC_TO_REG(adapter->rx_eitr_param)); |
9a799d71 | 2344 | |
e8e26350 PW |
2345 | ixgbe_set_ivar(adapter, 0, 0, 0); |
2346 | ixgbe_set_ivar(adapter, 1, 0, 0); | |
021230d4 | 2347 | |
396e799c | 2348 | e_info(hw, "Legacy interrupt IVAR setup done\n"); |
9a799d71 AK |
2349 | } |
2350 | ||
43e69bf0 AD |
2351 | /** |
2352 | * ixgbe_configure_tx_ring - Configure 8259x Tx ring after Reset | |
2353 | * @adapter: board private structure | |
2354 | * @ring: structure containing ring specific data | |
2355 | * | |
2356 | * Configure the Tx descriptor ring after a reset. | |
2357 | **/ | |
84418e3b AD |
2358 | void ixgbe_configure_tx_ring(struct ixgbe_adapter *adapter, |
2359 | struct ixgbe_ring *ring) | |
43e69bf0 AD |
2360 | { |
2361 | struct ixgbe_hw *hw = &adapter->hw; | |
2362 | u64 tdba = ring->dma; | |
2f1860b8 | 2363 | int wait_loop = 10; |
b88c6de2 | 2364 | u32 txdctl = IXGBE_TXDCTL_ENABLE; |
bf29ee6c | 2365 | u8 reg_idx = ring->reg_idx; |
43e69bf0 | 2366 | |
2f1860b8 | 2367 | /* disable queue to avoid issues while updating state */ |
b88c6de2 | 2368 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), 0); |
2f1860b8 AD |
2369 | IXGBE_WRITE_FLUSH(hw); |
2370 | ||
43e69bf0 | 2371 | IXGBE_WRITE_REG(hw, IXGBE_TDBAL(reg_idx), |
e8e9f696 | 2372 | (tdba & DMA_BIT_MASK(32))); |
43e69bf0 AD |
2373 | IXGBE_WRITE_REG(hw, IXGBE_TDBAH(reg_idx), (tdba >> 32)); |
2374 | IXGBE_WRITE_REG(hw, IXGBE_TDLEN(reg_idx), | |
2375 | ring->count * sizeof(union ixgbe_adv_tx_desc)); | |
2376 | IXGBE_WRITE_REG(hw, IXGBE_TDH(reg_idx), 0); | |
2377 | IXGBE_WRITE_REG(hw, IXGBE_TDT(reg_idx), 0); | |
84ea2591 | 2378 | ring->tail = hw->hw_addr + IXGBE_TDT(reg_idx); |
43e69bf0 | 2379 | |
b88c6de2 AD |
2380 | /* |
2381 | * set WTHRESH to encourage burst writeback, it should not be set | |
2382 | * higher than 1 when ITR is 0 as it could cause false TX hangs | |
2383 | * | |
2384 | * In order to avoid issues WTHRESH + PTHRESH should always be equal | |
2385 | * to or less than the number of on chip descriptors, which is | |
2386 | * currently 40. | |
2387 | */ | |
2388 | if (!adapter->tx_itr_setting || !adapter->rx_itr_setting) | |
2389 | txdctl |= (1 << 16); /* WTHRESH = 1 */ | |
2390 | else | |
2391 | txdctl |= (8 << 16); /* WTHRESH = 8 */ | |
2392 | ||
2393 | /* PTHRESH=32 is needed to avoid a Tx hang with DFP enabled. */ | |
2394 | txdctl |= (1 << 8) | /* HTHRESH = 1 */ | |
2395 | 32; /* PTHRESH = 32 */ | |
2f1860b8 AD |
2396 | |
2397 | /* reinitialize flowdirector state */ | |
ee9e0f0b AD |
2398 | if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) && |
2399 | adapter->atr_sample_rate) { | |
2400 | ring->atr_sample_rate = adapter->atr_sample_rate; | |
2401 | ring->atr_count = 0; | |
2402 | set_bit(__IXGBE_TX_FDIR_INIT_DONE, &ring->state); | |
2403 | } else { | |
2404 | ring->atr_sample_rate = 0; | |
2405 | } | |
2f1860b8 | 2406 | |
c84d324c JF |
2407 | clear_bit(__IXGBE_HANG_CHECK_ARMED, &ring->state); |
2408 | ||
2f1860b8 | 2409 | /* enable queue */ |
2f1860b8 AD |
2410 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), txdctl); |
2411 | ||
2412 | /* TXDCTL.EN will return 0 on 82598 if link is down, so skip it */ | |
2413 | if (hw->mac.type == ixgbe_mac_82598EB && | |
2414 | !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP)) | |
2415 | return; | |
2416 | ||
2417 | /* poll to verify queue is enabled */ | |
2418 | do { | |
032b4325 | 2419 | usleep_range(1000, 2000); |
2f1860b8 AD |
2420 | txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx)); |
2421 | } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE)); | |
2422 | if (!wait_loop) | |
2423 | e_err(drv, "Could not enable Tx Queue %d\n", reg_idx); | |
43e69bf0 AD |
2424 | } |
2425 | ||
120ff942 AD |
2426 | static void ixgbe_setup_mtqc(struct ixgbe_adapter *adapter) |
2427 | { | |
2428 | struct ixgbe_hw *hw = &adapter->hw; | |
2429 | u32 rttdcs; | |
72a32f1f | 2430 | u32 reg; |
8b1c0b24 | 2431 | u8 tcs = netdev_get_num_tc(adapter->netdev); |
120ff942 AD |
2432 | |
2433 | if (hw->mac.type == ixgbe_mac_82598EB) | |
2434 | return; | |
2435 | ||
2436 | /* disable the arbiter while setting MTQC */ | |
2437 | rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS); | |
2438 | rttdcs |= IXGBE_RTTDCS_ARBDIS; | |
2439 | IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs); | |
2440 | ||
2441 | /* set transmit pool layout */ | |
8b1c0b24 | 2442 | switch (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) { |
120ff942 AD |
2443 | case (IXGBE_FLAG_SRIOV_ENABLED): |
2444 | IXGBE_WRITE_REG(hw, IXGBE_MTQC, | |
2445 | (IXGBE_MTQC_VT_ENA | IXGBE_MTQC_64VF)); | |
2446 | break; | |
8b1c0b24 JF |
2447 | default: |
2448 | if (!tcs) | |
2449 | reg = IXGBE_MTQC_64Q_1PB; | |
2450 | else if (tcs <= 4) | |
2451 | reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_4TC_4TQ; | |
2452 | else | |
2453 | reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ; | |
120ff942 | 2454 | |
8b1c0b24 | 2455 | IXGBE_WRITE_REG(hw, IXGBE_MTQC, reg); |
120ff942 | 2456 | |
8b1c0b24 JF |
2457 | /* Enable Security TX Buffer IFG for multiple pb */ |
2458 | if (tcs) { | |
2459 | reg = IXGBE_READ_REG(hw, IXGBE_SECTXMINIFG); | |
2460 | reg |= IXGBE_SECTX_DCB; | |
2461 | IXGBE_WRITE_REG(hw, IXGBE_SECTXMINIFG, reg); | |
2462 | } | |
120ff942 AD |
2463 | break; |
2464 | } | |
2465 | ||
2466 | /* re-enable the arbiter */ | |
2467 | rttdcs &= ~IXGBE_RTTDCS_ARBDIS; | |
2468 | IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs); | |
2469 | } | |
2470 | ||
9a799d71 | 2471 | /** |
3a581073 | 2472 | * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset |
9a799d71 AK |
2473 | * @adapter: board private structure |
2474 | * | |
2475 | * Configure the Tx unit of the MAC after a reset. | |
2476 | **/ | |
2477 | static void ixgbe_configure_tx(struct ixgbe_adapter *adapter) | |
2478 | { | |
2f1860b8 AD |
2479 | struct ixgbe_hw *hw = &adapter->hw; |
2480 | u32 dmatxctl; | |
43e69bf0 | 2481 | u32 i; |
9a799d71 | 2482 | |
2f1860b8 AD |
2483 | ixgbe_setup_mtqc(adapter); |
2484 | ||
2485 | if (hw->mac.type != ixgbe_mac_82598EB) { | |
2486 | /* DMATXCTL.EN must be before Tx queues are enabled */ | |
2487 | dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL); | |
2488 | dmatxctl |= IXGBE_DMATXCTL_TE; | |
2489 | IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl); | |
2490 | } | |
2491 | ||
9a799d71 | 2492 | /* Setup the HW Tx Head and Tail descriptor pointers */ |
43e69bf0 AD |
2493 | for (i = 0; i < adapter->num_tx_queues; i++) |
2494 | ixgbe_configure_tx_ring(adapter, adapter->tx_ring[i]); | |
9a799d71 AK |
2495 | } |
2496 | ||
e8e26350 | 2497 | #define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2 |
cc41ac7c | 2498 | |
a6616b42 | 2499 | static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter, |
e8e9f696 | 2500 | struct ixgbe_ring *rx_ring) |
cc41ac7c | 2501 | { |
cc41ac7c | 2502 | u32 srrctl; |
bf29ee6c | 2503 | u8 reg_idx = rx_ring->reg_idx; |
3be1adfb | 2504 | |
bd508178 AD |
2505 | switch (adapter->hw.mac.type) { |
2506 | case ixgbe_mac_82598EB: { | |
2507 | struct ixgbe_ring_feature *feature = adapter->ring_feature; | |
2508 | const int mask = feature[RING_F_RSS].mask; | |
bf29ee6c | 2509 | reg_idx = reg_idx & mask; |
cc41ac7c | 2510 | } |
bd508178 AD |
2511 | break; |
2512 | case ixgbe_mac_82599EB: | |
b93a2226 | 2513 | case ixgbe_mac_X540: |
bd508178 AD |
2514 | default: |
2515 | break; | |
2516 | } | |
2517 | ||
bf29ee6c | 2518 | srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(reg_idx)); |
cc41ac7c JB |
2519 | |
2520 | srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK; | |
2521 | srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK; | |
9e10e045 AD |
2522 | if (adapter->num_vfs) |
2523 | srrctl |= IXGBE_SRRCTL_DROP_EN; | |
cc41ac7c | 2524 | |
afafd5b0 AD |
2525 | srrctl |= (IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) & |
2526 | IXGBE_SRRCTL_BSIZEHDR_MASK; | |
2527 | ||
7d637bcc | 2528 | if (ring_is_ps_enabled(rx_ring)) { |
afafd5b0 AD |
2529 | #if (PAGE_SIZE / 2) > IXGBE_MAX_RXBUFFER |
2530 | srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT; | |
2531 | #else | |
2532 | srrctl |= (PAGE_SIZE / 2) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT; | |
2533 | #endif | |
cc41ac7c | 2534 | srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS; |
cc41ac7c | 2535 | } else { |
afafd5b0 AD |
2536 | srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >> |
2537 | IXGBE_SRRCTL_BSIZEPKT_SHIFT; | |
cc41ac7c | 2538 | srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF; |
cc41ac7c | 2539 | } |
e8e26350 | 2540 | |
bf29ee6c | 2541 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(reg_idx), srrctl); |
cc41ac7c | 2542 | } |
9a799d71 | 2543 | |
05abb126 | 2544 | static void ixgbe_setup_mrqc(struct ixgbe_adapter *adapter) |
0cefafad | 2545 | { |
05abb126 AD |
2546 | struct ixgbe_hw *hw = &adapter->hw; |
2547 | static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D, | |
e8e9f696 JP |
2548 | 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE, |
2549 | 0x6A3E67EA, 0x14364D17, 0x3BED200D}; | |
05abb126 AD |
2550 | u32 mrqc = 0, reta = 0; |
2551 | u32 rxcsum; | |
2552 | int i, j; | |
8b1c0b24 | 2553 | u8 tcs = netdev_get_num_tc(adapter->netdev); |
86b4db3b JF |
2554 | int maxq = adapter->ring_feature[RING_F_RSS].indices; |
2555 | ||
2556 | if (tcs) | |
2557 | maxq = min(maxq, adapter->num_tx_queues / tcs); | |
0cefafad | 2558 | |
05abb126 AD |
2559 | /* Fill out hash function seeds */ |
2560 | for (i = 0; i < 10; i++) | |
2561 | IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]); | |
2562 | ||
2563 | /* Fill out redirection table */ | |
2564 | for (i = 0, j = 0; i < 128; i++, j++) { | |
86b4db3b | 2565 | if (j == maxq) |
05abb126 AD |
2566 | j = 0; |
2567 | /* reta = 4-byte sliding window of | |
2568 | * 0x00..(indices-1)(indices-1)00..etc. */ | |
2569 | reta = (reta << 8) | (j * 0x11); | |
2570 | if ((i & 3) == 3) | |
2571 | IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta); | |
2572 | } | |
0cefafad | 2573 | |
05abb126 AD |
2574 | /* Disable indicating checksum in descriptor, enables RSS hash */ |
2575 | rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM); | |
2576 | rxcsum |= IXGBE_RXCSUM_PCSD; | |
2577 | IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum); | |
2578 | ||
8b1c0b24 JF |
2579 | if (adapter->hw.mac.type == ixgbe_mac_82598EB && |
2580 | (adapter->flags & IXGBE_FLAG_RSS_ENABLED)) { | |
0cefafad | 2581 | mrqc = IXGBE_MRQC_RSSEN; |
8b1c0b24 JF |
2582 | } else { |
2583 | int mask = adapter->flags & (IXGBE_FLAG_RSS_ENABLED | |
2584 | | IXGBE_FLAG_SRIOV_ENABLED); | |
2585 | ||
2586 | switch (mask) { | |
2587 | case (IXGBE_FLAG_RSS_ENABLED): | |
2588 | if (!tcs) | |
2589 | mrqc = IXGBE_MRQC_RSSEN; | |
2590 | else if (tcs <= 4) | |
2591 | mrqc = IXGBE_MRQC_RTRSS4TCEN; | |
2592 | else | |
2593 | mrqc = IXGBE_MRQC_RTRSS8TCEN; | |
2594 | break; | |
2595 | case (IXGBE_FLAG_SRIOV_ENABLED): | |
2596 | mrqc = IXGBE_MRQC_VMDQEN; | |
2597 | break; | |
2598 | default: | |
2599 | break; | |
2600 | } | |
0cefafad JB |
2601 | } |
2602 | ||
05abb126 AD |
2603 | /* Perform hash on these packet types */ |
2604 | mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4 | |
2605 | | IXGBE_MRQC_RSS_FIELD_IPV4_TCP | |
2606 | | IXGBE_MRQC_RSS_FIELD_IPV6 | |
2607 | | IXGBE_MRQC_RSS_FIELD_IPV6_TCP; | |
2608 | ||
2609 | IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc); | |
0cefafad JB |
2610 | } |
2611 | ||
bb5a9ad2 NS |
2612 | /** |
2613 | * ixgbe_configure_rscctl - enable RSC for the indicated ring | |
2614 | * @adapter: address of board private structure | |
2615 | * @index: index of ring to set | |
bb5a9ad2 | 2616 | **/ |
082757af | 2617 | static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter, |
7367096a | 2618 | struct ixgbe_ring *ring) |
bb5a9ad2 | 2619 | { |
bb5a9ad2 | 2620 | struct ixgbe_hw *hw = &adapter->hw; |
bb5a9ad2 | 2621 | u32 rscctrl; |
edd2ea55 | 2622 | int rx_buf_len; |
bf29ee6c | 2623 | u8 reg_idx = ring->reg_idx; |
7367096a | 2624 | |
7d637bcc | 2625 | if (!ring_is_rsc_enabled(ring)) |
7367096a | 2626 | return; |
bb5a9ad2 | 2627 | |
7367096a AD |
2628 | rx_buf_len = ring->rx_buf_len; |
2629 | rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(reg_idx)); | |
bb5a9ad2 NS |
2630 | rscctrl |= IXGBE_RSCCTL_RSCEN; |
2631 | /* | |
2632 | * we must limit the number of descriptors so that the | |
2633 | * total size of max desc * buf_len is not greater | |
2634 | * than 65535 | |
2635 | */ | |
7d637bcc | 2636 | if (ring_is_ps_enabled(ring)) { |
bb5a9ad2 NS |
2637 | #if (MAX_SKB_FRAGS > 16) |
2638 | rscctrl |= IXGBE_RSCCTL_MAXDESC_16; | |
2639 | #elif (MAX_SKB_FRAGS > 8) | |
2640 | rscctrl |= IXGBE_RSCCTL_MAXDESC_8; | |
2641 | #elif (MAX_SKB_FRAGS > 4) | |
2642 | rscctrl |= IXGBE_RSCCTL_MAXDESC_4; | |
2643 | #else | |
2644 | rscctrl |= IXGBE_RSCCTL_MAXDESC_1; | |
2645 | #endif | |
2646 | } else { | |
2647 | if (rx_buf_len < IXGBE_RXBUFFER_4096) | |
2648 | rscctrl |= IXGBE_RSCCTL_MAXDESC_16; | |
2649 | else if (rx_buf_len < IXGBE_RXBUFFER_8192) | |
2650 | rscctrl |= IXGBE_RSCCTL_MAXDESC_8; | |
2651 | else | |
2652 | rscctrl |= IXGBE_RSCCTL_MAXDESC_4; | |
2653 | } | |
7367096a | 2654 | IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(reg_idx), rscctrl); |
bb5a9ad2 NS |
2655 | } |
2656 | ||
9e10e045 AD |
2657 | /** |
2658 | * ixgbe_set_uta - Set unicast filter table address | |
2659 | * @adapter: board private structure | |
2660 | * | |
2661 | * The unicast table address is a register array of 32-bit registers. | |
2662 | * The table is meant to be used in a way similar to how the MTA is used | |
2663 | * however due to certain limitations in the hardware it is necessary to | |
2664 | * set all the hash bits to 1 and use the VMOLR ROPE bit as a promiscuous | |
2665 | * enable bit to allow vlan tag stripping when promiscuous mode is enabled | |
2666 | **/ | |
2667 | static void ixgbe_set_uta(struct ixgbe_adapter *adapter) | |
2668 | { | |
2669 | struct ixgbe_hw *hw = &adapter->hw; | |
2670 | int i; | |
2671 | ||
2672 | /* The UTA table only exists on 82599 hardware and newer */ | |
2673 | if (hw->mac.type < ixgbe_mac_82599EB) | |
2674 | return; | |
2675 | ||
2676 | /* we only need to do this if VMDq is enabled */ | |
2677 | if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)) | |
2678 | return; | |
2679 | ||
2680 | for (i = 0; i < 128; i++) | |
2681 | IXGBE_WRITE_REG(hw, IXGBE_UTA(i), ~0); | |
2682 | } | |
2683 | ||
2684 | #define IXGBE_MAX_RX_DESC_POLL 10 | |
2685 | static void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter, | |
2686 | struct ixgbe_ring *ring) | |
2687 | { | |
2688 | struct ixgbe_hw *hw = &adapter->hw; | |
9e10e045 AD |
2689 | int wait_loop = IXGBE_MAX_RX_DESC_POLL; |
2690 | u32 rxdctl; | |
bf29ee6c | 2691 | u8 reg_idx = ring->reg_idx; |
9e10e045 AD |
2692 | |
2693 | /* RXDCTL.EN will return 0 on 82598 if link is down, so skip it */ | |
2694 | if (hw->mac.type == ixgbe_mac_82598EB && | |
2695 | !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP)) | |
2696 | return; | |
2697 | ||
2698 | do { | |
032b4325 | 2699 | usleep_range(1000, 2000); |
9e10e045 AD |
2700 | rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx)); |
2701 | } while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE)); | |
2702 | ||
2703 | if (!wait_loop) { | |
2704 | e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within " | |
2705 | "the polling period\n", reg_idx); | |
2706 | } | |
2707 | } | |
2708 | ||
2d39d576 YZ |
2709 | void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter, |
2710 | struct ixgbe_ring *ring) | |
2711 | { | |
2712 | struct ixgbe_hw *hw = &adapter->hw; | |
2713 | int wait_loop = IXGBE_MAX_RX_DESC_POLL; | |
2714 | u32 rxdctl; | |
2715 | u8 reg_idx = ring->reg_idx; | |
2716 | ||
2717 | rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx)); | |
2718 | rxdctl &= ~IXGBE_RXDCTL_ENABLE; | |
2719 | ||
2720 | /* write value back with RXDCTL.ENABLE bit cleared */ | |
2721 | IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl); | |
2722 | ||
2723 | if (hw->mac.type == ixgbe_mac_82598EB && | |
2724 | !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP)) | |
2725 | return; | |
2726 | ||
2727 | /* the hardware may take up to 100us to really disable the rx queue */ | |
2728 | do { | |
2729 | udelay(10); | |
2730 | rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx)); | |
2731 | } while (--wait_loop && (rxdctl & IXGBE_RXDCTL_ENABLE)); | |
2732 | ||
2733 | if (!wait_loop) { | |
2734 | e_err(drv, "RXDCTL.ENABLE on Rx queue %d not cleared within " | |
2735 | "the polling period\n", reg_idx); | |
2736 | } | |
2737 | } | |
2738 | ||
84418e3b AD |
2739 | void ixgbe_configure_rx_ring(struct ixgbe_adapter *adapter, |
2740 | struct ixgbe_ring *ring) | |
acd37177 AD |
2741 | { |
2742 | struct ixgbe_hw *hw = &adapter->hw; | |
2743 | u64 rdba = ring->dma; | |
9e10e045 | 2744 | u32 rxdctl; |
bf29ee6c | 2745 | u8 reg_idx = ring->reg_idx; |
acd37177 | 2746 | |
9e10e045 AD |
2747 | /* disable queue to avoid issues while updating state */ |
2748 | rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx)); | |
2d39d576 | 2749 | ixgbe_disable_rx_queue(adapter, ring); |
9e10e045 | 2750 | |
acd37177 AD |
2751 | IXGBE_WRITE_REG(hw, IXGBE_RDBAL(reg_idx), (rdba & DMA_BIT_MASK(32))); |
2752 | IXGBE_WRITE_REG(hw, IXGBE_RDBAH(reg_idx), (rdba >> 32)); | |
2753 | IXGBE_WRITE_REG(hw, IXGBE_RDLEN(reg_idx), | |
2754 | ring->count * sizeof(union ixgbe_adv_rx_desc)); | |
2755 | IXGBE_WRITE_REG(hw, IXGBE_RDH(reg_idx), 0); | |
2756 | IXGBE_WRITE_REG(hw, IXGBE_RDT(reg_idx), 0); | |
84ea2591 | 2757 | ring->tail = hw->hw_addr + IXGBE_RDT(reg_idx); |
9e10e045 AD |
2758 | |
2759 | ixgbe_configure_srrctl(adapter, ring); | |
2760 | ixgbe_configure_rscctl(adapter, ring); | |
2761 | ||
e9f98072 GR |
2762 | /* If operating in IOV mode set RLPML for X540 */ |
2763 | if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) && | |
2764 | hw->mac.type == ixgbe_mac_X540) { | |
2765 | rxdctl &= ~IXGBE_RXDCTL_RLPMLMASK; | |
2766 | rxdctl |= ((ring->netdev->mtu + ETH_HLEN + | |
2767 | ETH_FCS_LEN + VLAN_HLEN) | IXGBE_RXDCTL_RLPML_EN); | |
2768 | } | |
2769 | ||
9e10e045 AD |
2770 | if (hw->mac.type == ixgbe_mac_82598EB) { |
2771 | /* | |
2772 | * enable cache line friendly hardware writes: | |
2773 | * PTHRESH=32 descriptors (half the internal cache), | |
2774 | * this also removes ugly rx_no_buffer_count increment | |
2775 | * HTHRESH=4 descriptors (to minimize latency on fetch) | |
2776 | * WTHRESH=8 burst writeback up to two cache lines | |
2777 | */ | |
2778 | rxdctl &= ~0x3FFFFF; | |
2779 | rxdctl |= 0x080420; | |
2780 | } | |
2781 | ||
2782 | /* enable receive descriptor ring */ | |
2783 | rxdctl |= IXGBE_RXDCTL_ENABLE; | |
2784 | IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl); | |
2785 | ||
2786 | ixgbe_rx_desc_queue_enable(adapter, ring); | |
7d4987de | 2787 | ixgbe_alloc_rx_buffers(ring, ixgbe_desc_unused(ring)); |
acd37177 AD |
2788 | } |
2789 | ||
48654521 AD |
2790 | static void ixgbe_setup_psrtype(struct ixgbe_adapter *adapter) |
2791 | { | |
2792 | struct ixgbe_hw *hw = &adapter->hw; | |
2793 | int p; | |
2794 | ||
2795 | /* PSRTYPE must be initialized in non 82598 adapters */ | |
2796 | u32 psrtype = IXGBE_PSRTYPE_TCPHDR | | |
e8e9f696 JP |
2797 | IXGBE_PSRTYPE_UDPHDR | |
2798 | IXGBE_PSRTYPE_IPV4HDR | | |
48654521 | 2799 | IXGBE_PSRTYPE_L2HDR | |
e8e9f696 | 2800 | IXGBE_PSRTYPE_IPV6HDR; |
48654521 AD |
2801 | |
2802 | if (hw->mac.type == ixgbe_mac_82598EB) | |
2803 | return; | |
2804 | ||
2805 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) | |
2806 | psrtype |= (adapter->num_rx_queues_per_pool << 29); | |
2807 | ||
2808 | for (p = 0; p < adapter->num_rx_pools; p++) | |
2809 | IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(adapter->num_vfs + p), | |
2810 | psrtype); | |
2811 | } | |
2812 | ||
f5b4a52e AD |
2813 | static void ixgbe_configure_virtualization(struct ixgbe_adapter *adapter) |
2814 | { | |
2815 | struct ixgbe_hw *hw = &adapter->hw; | |
2816 | u32 gcr_ext; | |
2817 | u32 vt_reg_bits; | |
2818 | u32 reg_offset, vf_shift; | |
2819 | u32 vmdctl; | |
2820 | ||
2821 | if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)) | |
2822 | return; | |
2823 | ||
2824 | vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL); | |
2825 | vt_reg_bits = IXGBE_VMD_CTL_VMDQ_EN | IXGBE_VT_CTL_REPLEN; | |
2826 | vt_reg_bits |= (adapter->num_vfs << IXGBE_VT_CTL_POOL_SHIFT); | |
2827 | IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl | vt_reg_bits); | |
2828 | ||
2829 | vf_shift = adapter->num_vfs % 32; | |
2830 | reg_offset = (adapter->num_vfs > 32) ? 1 : 0; | |
2831 | ||
2832 | /* Enable only the PF's pool for Tx/Rx */ | |
2833 | IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (1 << vf_shift)); | |
2834 | IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset ^ 1), 0); | |
2835 | IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (1 << vf_shift)); | |
2836 | IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset ^ 1), 0); | |
2837 | IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN); | |
2838 | ||
2839 | /* Map PF MAC address in RAR Entry 0 to first pool following VFs */ | |
2840 | hw->mac.ops.set_vmdq(hw, 0, adapter->num_vfs); | |
2841 | ||
2842 | /* | |
2843 | * Set up VF register offsets for selected VT Mode, | |
2844 | * i.e. 32 or 64 VFs for SR-IOV | |
2845 | */ | |
2846 | gcr_ext = IXGBE_READ_REG(hw, IXGBE_GCR_EXT); | |
2847 | gcr_ext |= IXGBE_GCR_EXT_MSIX_EN; | |
2848 | gcr_ext |= IXGBE_GCR_EXT_VT_MODE_64; | |
2849 | IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr_ext); | |
2850 | ||
2851 | /* enable Tx loopback for VF/PF communication */ | |
2852 | IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN); | |
a985b6c3 | 2853 | /* Enable MAC Anti-Spoofing */ |
a1cbb15c GR |
2854 | hw->mac.ops.set_mac_anti_spoofing(hw, |
2855 | (adapter->antispoofing_enabled = | |
2856 | (adapter->num_vfs != 0)), | |
a985b6c3 | 2857 | adapter->num_vfs); |
f5b4a52e AD |
2858 | } |
2859 | ||
477de6ed | 2860 | static void ixgbe_set_rx_buffer_len(struct ixgbe_adapter *adapter) |
9a799d71 | 2861 | { |
9a799d71 AK |
2862 | struct ixgbe_hw *hw = &adapter->hw; |
2863 | struct net_device *netdev = adapter->netdev; | |
2864 | int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN; | |
7c6e0a43 | 2865 | int rx_buf_len; |
477de6ed AD |
2866 | struct ixgbe_ring *rx_ring; |
2867 | int i; | |
2868 | u32 mhadd, hlreg0; | |
48654521 | 2869 | |
9a799d71 | 2870 | /* Decide whether to use packet split mode or not */ |
a124339a DS |
2871 | /* On by default */ |
2872 | adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED; | |
2873 | ||
1cdd1ec8 | 2874 | /* Do not use packet split if we're in SR-IOV Mode */ |
a124339a DS |
2875 | if (adapter->num_vfs) |
2876 | adapter->flags &= ~IXGBE_FLAG_RX_PS_ENABLED; | |
2877 | ||
2878 | /* Disable packet split due to 82599 erratum #45 */ | |
2879 | if (hw->mac.type == ixgbe_mac_82599EB) | |
2880 | adapter->flags &= ~IXGBE_FLAG_RX_PS_ENABLED; | |
9a799d71 AK |
2881 | |
2882 | /* Set the RX buffer length according to the mode */ | |
2883 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) { | |
7c6e0a43 | 2884 | rx_buf_len = IXGBE_RX_HDR_SIZE; |
9a799d71 | 2885 | } else { |
0c19d6af | 2886 | if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) && |
f8212f97 | 2887 | (netdev->mtu <= ETH_DATA_LEN)) |
7c6e0a43 | 2888 | rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE; |
9a799d71 | 2889 | else |
477de6ed | 2890 | rx_buf_len = ALIGN(max_frame + VLAN_HLEN, 1024); |
9a799d71 AK |
2891 | } |
2892 | ||
63f39bd1 | 2893 | #ifdef IXGBE_FCOE |
477de6ed AD |
2894 | /* adjust max frame to be able to do baby jumbo for FCoE */ |
2895 | if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) && | |
2896 | (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE)) | |
2897 | max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE; | |
9a799d71 | 2898 | |
477de6ed AD |
2899 | #endif /* IXGBE_FCOE */ |
2900 | mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD); | |
2901 | if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) { | |
2902 | mhadd &= ~IXGBE_MHADD_MFS_MASK; | |
2903 | mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT; | |
2904 | ||
2905 | IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd); | |
2906 | } | |
2907 | ||
2908 | hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0); | |
2909 | /* set jumbo enable since MHADD.MFS is keeping size locked at max_frame */ | |
2910 | hlreg0 |= IXGBE_HLREG0_JUMBOEN; | |
2911 | IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0); | |
9a799d71 | 2912 | |
0cefafad JB |
2913 | /* |
2914 | * Setup the HW Rx Head and Tail Descriptor Pointers and | |
2915 | * the Base and Length of the Rx Descriptor Ring | |
2916 | */ | |
9a799d71 | 2917 | for (i = 0; i < adapter->num_rx_queues; i++) { |
4a0b9ca0 | 2918 | rx_ring = adapter->rx_ring[i]; |
a6616b42 | 2919 | rx_ring->rx_buf_len = rx_buf_len; |
cc41ac7c | 2920 | |
6e455b89 | 2921 | if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) |
7d637bcc AD |
2922 | set_ring_ps_enabled(rx_ring); |
2923 | else | |
2924 | clear_ring_ps_enabled(rx_ring); | |
2925 | ||
2926 | if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) | |
2927 | set_ring_rsc_enabled(rx_ring); | |
1b3ff02e | 2928 | else |
7d637bcc | 2929 | clear_ring_rsc_enabled(rx_ring); |
cc41ac7c | 2930 | |
63f39bd1 | 2931 | #ifdef IXGBE_FCOE |
e8e9f696 | 2932 | if (netdev->features & NETIF_F_FCOE_MTU) { |
63f39bd1 YZ |
2933 | struct ixgbe_ring_feature *f; |
2934 | f = &adapter->ring_feature[RING_F_FCOE]; | |
6e455b89 | 2935 | if ((i >= f->mask) && (i < f->mask + f->indices)) { |
7d637bcc | 2936 | clear_ring_ps_enabled(rx_ring); |
6e455b89 YZ |
2937 | if (rx_buf_len < IXGBE_FCOE_JUMBO_FRAME_SIZE) |
2938 | rx_ring->rx_buf_len = | |
e8e9f696 | 2939 | IXGBE_FCOE_JUMBO_FRAME_SIZE; |
7d637bcc AD |
2940 | } else if (!ring_is_rsc_enabled(rx_ring) && |
2941 | !ring_is_ps_enabled(rx_ring)) { | |
2942 | rx_ring->rx_buf_len = | |
2943 | IXGBE_FCOE_JUMBO_FRAME_SIZE; | |
6e455b89 | 2944 | } |
63f39bd1 | 2945 | } |
63f39bd1 | 2946 | #endif /* IXGBE_FCOE */ |
477de6ed | 2947 | } |
477de6ed AD |
2948 | } |
2949 | ||
7367096a AD |
2950 | static void ixgbe_setup_rdrxctl(struct ixgbe_adapter *adapter) |
2951 | { | |
2952 | struct ixgbe_hw *hw = &adapter->hw; | |
2953 | u32 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL); | |
2954 | ||
2955 | switch (hw->mac.type) { | |
2956 | case ixgbe_mac_82598EB: | |
2957 | /* | |
2958 | * For VMDq support of different descriptor types or | |
2959 | * buffer sizes through the use of multiple SRRCTL | |
2960 | * registers, RDRXCTL.MVMEN must be set to 1 | |
2961 | * | |
2962 | * also, the manual doesn't mention it clearly but DCA hints | |
2963 | * will only use queue 0's tags unless this bit is set. Side | |
2964 | * effects of setting this bit are only that SRRCTL must be | |
2965 | * fully programmed [0..15] | |
2966 | */ | |
2967 | rdrxctl |= IXGBE_RDRXCTL_MVMEN; | |
2968 | break; | |
2969 | case ixgbe_mac_82599EB: | |
b93a2226 | 2970 | case ixgbe_mac_X540: |
7367096a AD |
2971 | /* Disable RSC for ACK packets */ |
2972 | IXGBE_WRITE_REG(hw, IXGBE_RSCDBU, | |
2973 | (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU))); | |
2974 | rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE; | |
2975 | /* hardware requires some bits to be set by default */ | |
2976 | rdrxctl |= (IXGBE_RDRXCTL_RSCACKC | IXGBE_RDRXCTL_FCOE_WRFIX); | |
2977 | rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP; | |
2978 | break; | |
2979 | default: | |
2980 | /* We should do nothing since we don't know this hardware */ | |
2981 | return; | |
2982 | } | |
2983 | ||
2984 | IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl); | |
2985 | } | |
2986 | ||
477de6ed AD |
2987 | /** |
2988 | * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset | |
2989 | * @adapter: board private structure | |
2990 | * | |
2991 | * Configure the Rx unit of the MAC after a reset. | |
2992 | **/ | |
2993 | static void ixgbe_configure_rx(struct ixgbe_adapter *adapter) | |
2994 | { | |
2995 | struct ixgbe_hw *hw = &adapter->hw; | |
477de6ed AD |
2996 | int i; |
2997 | u32 rxctrl; | |
477de6ed AD |
2998 | |
2999 | /* disable receives while setting up the descriptors */ | |
3000 | rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL); | |
3001 | IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN); | |
3002 | ||
3003 | ixgbe_setup_psrtype(adapter); | |
7367096a | 3004 | ixgbe_setup_rdrxctl(adapter); |
477de6ed | 3005 | |
9e10e045 | 3006 | /* Program registers for the distribution of queues */ |
f5b4a52e | 3007 | ixgbe_setup_mrqc(adapter); |
f5b4a52e | 3008 | |
9e10e045 AD |
3009 | ixgbe_set_uta(adapter); |
3010 | ||
477de6ed AD |
3011 | /* set_rx_buffer_len must be called before ring initialization */ |
3012 | ixgbe_set_rx_buffer_len(adapter); | |
3013 | ||
3014 | /* | |
3015 | * Setup the HW Rx Head and Tail Descriptor Pointers and | |
3016 | * the Base and Length of the Rx Descriptor Ring | |
3017 | */ | |
9e10e045 AD |
3018 | for (i = 0; i < adapter->num_rx_queues; i++) |
3019 | ixgbe_configure_rx_ring(adapter, adapter->rx_ring[i]); | |
177db6ff | 3020 | |
9e10e045 AD |
3021 | /* disable drop enable for 82598 parts */ |
3022 | if (hw->mac.type == ixgbe_mac_82598EB) | |
3023 | rxctrl |= IXGBE_RXCTRL_DMBYPS; | |
3024 | ||
3025 | /* enable all receives */ | |
3026 | rxctrl |= IXGBE_RXCTRL_RXEN; | |
3027 | hw->mac.ops.enable_rx_dma(hw, rxctrl); | |
9a799d71 AK |
3028 | } |
3029 | ||
068c89b0 DS |
3030 | static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid) |
3031 | { | |
3032 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
3033 | struct ixgbe_hw *hw = &adapter->hw; | |
1ada1b1b | 3034 | int pool_ndx = adapter->num_vfs; |
068c89b0 DS |
3035 | |
3036 | /* add VID to filter table */ | |
1ada1b1b | 3037 | hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, true); |
f62bbb5e | 3038 | set_bit(vid, adapter->active_vlans); |
068c89b0 DS |
3039 | } |
3040 | ||
3041 | static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid) | |
3042 | { | |
3043 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
3044 | struct ixgbe_hw *hw = &adapter->hw; | |
1ada1b1b | 3045 | int pool_ndx = adapter->num_vfs; |
068c89b0 | 3046 | |
068c89b0 | 3047 | /* remove VID from filter table */ |
1ada1b1b | 3048 | hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, false); |
f62bbb5e | 3049 | clear_bit(vid, adapter->active_vlans); |
068c89b0 DS |
3050 | } |
3051 | ||
5f6c0181 JB |
3052 | /** |
3053 | * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering | |
3054 | * @adapter: driver data | |
3055 | */ | |
3056 | static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter) | |
3057 | { | |
3058 | struct ixgbe_hw *hw = &adapter->hw; | |
f62bbb5e JG |
3059 | u32 vlnctrl; |
3060 | ||
3061 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL); | |
3062 | vlnctrl &= ~(IXGBE_VLNCTRL_VFE | IXGBE_VLNCTRL_CFIEN); | |
3063 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); | |
3064 | } | |
3065 | ||
3066 | /** | |
3067 | * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering | |
3068 | * @adapter: driver data | |
3069 | */ | |
3070 | static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter) | |
3071 | { | |
3072 | struct ixgbe_hw *hw = &adapter->hw; | |
3073 | u32 vlnctrl; | |
3074 | ||
3075 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL); | |
3076 | vlnctrl |= IXGBE_VLNCTRL_VFE; | |
3077 | vlnctrl &= ~IXGBE_VLNCTRL_CFIEN; | |
3078 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); | |
3079 | } | |
3080 | ||
3081 | /** | |
3082 | * ixgbe_vlan_strip_disable - helper to disable hw vlan stripping | |
3083 | * @adapter: driver data | |
3084 | */ | |
3085 | static void ixgbe_vlan_strip_disable(struct ixgbe_adapter *adapter) | |
3086 | { | |
3087 | struct ixgbe_hw *hw = &adapter->hw; | |
3088 | u32 vlnctrl; | |
5f6c0181 JB |
3089 | int i, j; |
3090 | ||
3091 | switch (hw->mac.type) { | |
3092 | case ixgbe_mac_82598EB: | |
f62bbb5e JG |
3093 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL); |
3094 | vlnctrl &= ~IXGBE_VLNCTRL_VME; | |
5f6c0181 JB |
3095 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); |
3096 | break; | |
3097 | case ixgbe_mac_82599EB: | |
b93a2226 | 3098 | case ixgbe_mac_X540: |
5f6c0181 JB |
3099 | for (i = 0; i < adapter->num_rx_queues; i++) { |
3100 | j = adapter->rx_ring[i]->reg_idx; | |
3101 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j)); | |
3102 | vlnctrl &= ~IXGBE_RXDCTL_VME; | |
3103 | IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl); | |
3104 | } | |
3105 | break; | |
3106 | default: | |
3107 | break; | |
3108 | } | |
3109 | } | |
3110 | ||
3111 | /** | |
f62bbb5e | 3112 | * ixgbe_vlan_strip_enable - helper to enable hw vlan stripping |
5f6c0181 JB |
3113 | * @adapter: driver data |
3114 | */ | |
f62bbb5e | 3115 | static void ixgbe_vlan_strip_enable(struct ixgbe_adapter *adapter) |
5f6c0181 JB |
3116 | { |
3117 | struct ixgbe_hw *hw = &adapter->hw; | |
f62bbb5e | 3118 | u32 vlnctrl; |
5f6c0181 JB |
3119 | int i, j; |
3120 | ||
3121 | switch (hw->mac.type) { | |
3122 | case ixgbe_mac_82598EB: | |
f62bbb5e JG |
3123 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL); |
3124 | vlnctrl |= IXGBE_VLNCTRL_VME; | |
5f6c0181 JB |
3125 | IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl); |
3126 | break; | |
3127 | case ixgbe_mac_82599EB: | |
b93a2226 | 3128 | case ixgbe_mac_X540: |
5f6c0181 JB |
3129 | for (i = 0; i < adapter->num_rx_queues; i++) { |
3130 | j = adapter->rx_ring[i]->reg_idx; | |
3131 | vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j)); | |
3132 | vlnctrl |= IXGBE_RXDCTL_VME; | |
3133 | IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl); | |
3134 | } | |
3135 | break; | |
3136 | default: | |
3137 | break; | |
3138 | } | |
3139 | } | |
3140 | ||
9a799d71 AK |
3141 | static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter) |
3142 | { | |
f62bbb5e | 3143 | u16 vid; |
9a799d71 | 3144 | |
f62bbb5e JG |
3145 | ixgbe_vlan_rx_add_vid(adapter->netdev, 0); |
3146 | ||
3147 | for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID) | |
3148 | ixgbe_vlan_rx_add_vid(adapter->netdev, vid); | |
9a799d71 AK |
3149 | } |
3150 | ||
2850062a AD |
3151 | /** |
3152 | * ixgbe_write_uc_addr_list - write unicast addresses to RAR table | |
3153 | * @netdev: network interface device structure | |
3154 | * | |
3155 | * Writes unicast address list to the RAR table. | |
3156 | * Returns: -ENOMEM on failure/insufficient address space | |
3157 | * 0 on no addresses written | |
3158 | * X on writing X addresses to the RAR table | |
3159 | **/ | |
3160 | static int ixgbe_write_uc_addr_list(struct net_device *netdev) | |
3161 | { | |
3162 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
3163 | struct ixgbe_hw *hw = &adapter->hw; | |
3164 | unsigned int vfn = adapter->num_vfs; | |
a1cbb15c | 3165 | unsigned int rar_entries = IXGBE_MAX_PF_MACVLANS; |
2850062a AD |
3166 | int count = 0; |
3167 | ||
3168 | /* return ENOMEM indicating insufficient memory for addresses */ | |
3169 | if (netdev_uc_count(netdev) > rar_entries) | |
3170 | return -ENOMEM; | |
3171 | ||
3172 | if (!netdev_uc_empty(netdev) && rar_entries) { | |
3173 | struct netdev_hw_addr *ha; | |
3174 | /* return error if we do not support writing to RAR table */ | |
3175 | if (!hw->mac.ops.set_rar) | |
3176 | return -ENOMEM; | |
3177 | ||
3178 | netdev_for_each_uc_addr(ha, netdev) { | |
3179 | if (!rar_entries) | |
3180 | break; | |
3181 | hw->mac.ops.set_rar(hw, rar_entries--, ha->addr, | |
3182 | vfn, IXGBE_RAH_AV); | |
3183 | count++; | |
3184 | } | |
3185 | } | |
3186 | /* write the addresses in reverse order to avoid write combining */ | |
3187 | for (; rar_entries > 0 ; rar_entries--) | |
3188 | hw->mac.ops.clear_rar(hw, rar_entries); | |
3189 | ||
3190 | return count; | |
3191 | } | |
3192 | ||
9a799d71 | 3193 | /** |
2c5645cf | 3194 | * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set |
9a799d71 AK |
3195 | * @netdev: network interface device structure |
3196 | * | |
2c5645cf CL |
3197 | * The set_rx_method entry point is called whenever the unicast/multicast |
3198 | * address list or the network interface flags are updated. This routine is | |
3199 | * responsible for configuring the hardware for proper unicast, multicast and | |
3200 | * promiscuous mode. | |
9a799d71 | 3201 | **/ |
7f870475 | 3202 | void ixgbe_set_rx_mode(struct net_device *netdev) |
9a799d71 AK |
3203 | { |
3204 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
3205 | struct ixgbe_hw *hw = &adapter->hw; | |
2850062a AD |
3206 | u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE; |
3207 | int count; | |
9a799d71 AK |
3208 | |
3209 | /* Check for Promiscuous and All Multicast modes */ | |
3210 | ||
3211 | fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL); | |
3212 | ||
f5dc442b AD |
3213 | /* set all bits that we expect to always be set */ |
3214 | fctrl |= IXGBE_FCTRL_BAM; | |
3215 | fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */ | |
3216 | fctrl |= IXGBE_FCTRL_PMCF; | |
3217 | ||
2850062a AD |
3218 | /* clear the bits we are changing the status of */ |
3219 | fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE); | |
3220 | ||
9a799d71 | 3221 | if (netdev->flags & IFF_PROMISC) { |
e433ea1f | 3222 | hw->addr_ctrl.user_set_promisc = true; |
9a799d71 | 3223 | fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE); |
2850062a | 3224 | vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE); |
5f6c0181 JB |
3225 | /* don't hardware filter vlans in promisc mode */ |
3226 | ixgbe_vlan_filter_disable(adapter); | |
9a799d71 | 3227 | } else { |
746b9f02 PM |
3228 | if (netdev->flags & IFF_ALLMULTI) { |
3229 | fctrl |= IXGBE_FCTRL_MPE; | |
2850062a AD |
3230 | vmolr |= IXGBE_VMOLR_MPE; |
3231 | } else { | |
3232 | /* | |
3233 | * Write addresses to the MTA, if the attempt fails | |
25985edc | 3234 | * then we should just turn on promiscuous mode so |
2850062a AD |
3235 | * that we can at least receive multicast traffic |
3236 | */ | |
3237 | hw->mac.ops.update_mc_addr_list(hw, netdev); | |
3238 | vmolr |= IXGBE_VMOLR_ROMPE; | |
746b9f02 | 3239 | } |
5f6c0181 | 3240 | ixgbe_vlan_filter_enable(adapter); |
e433ea1f | 3241 | hw->addr_ctrl.user_set_promisc = false; |
2850062a AD |
3242 | /* |
3243 | * Write addresses to available RAR registers, if there is not | |
3244 | * sufficient space to store all the addresses then enable | |
25985edc | 3245 | * unicast promiscuous mode |
2850062a AD |
3246 | */ |
3247 | count = ixgbe_write_uc_addr_list(netdev); | |
3248 | if (count < 0) { | |
3249 | fctrl |= IXGBE_FCTRL_UPE; | |
3250 | vmolr |= IXGBE_VMOLR_ROPE; | |
3251 | } | |
9a799d71 AK |
3252 | } |
3253 | ||
2850062a | 3254 | if (adapter->num_vfs) { |
1cdd1ec8 | 3255 | ixgbe_restore_vf_multicasts(adapter); |
2850062a AD |
3256 | vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(adapter->num_vfs)) & |
3257 | ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE | | |
3258 | IXGBE_VMOLR_ROPE); | |
3259 | IXGBE_WRITE_REG(hw, IXGBE_VMOLR(adapter->num_vfs), vmolr); | |
3260 | } | |
3261 | ||
3262 | IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl); | |
f62bbb5e JG |
3263 | |
3264 | if (netdev->features & NETIF_F_HW_VLAN_RX) | |
3265 | ixgbe_vlan_strip_enable(adapter); | |
3266 | else | |
3267 | ixgbe_vlan_strip_disable(adapter); | |
9a799d71 AK |
3268 | } |
3269 | ||
021230d4 AV |
3270 | static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter) |
3271 | { | |
3272 | int q_idx; | |
3273 | struct ixgbe_q_vector *q_vector; | |
3274 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
3275 | ||
3276 | /* legacy and MSI only use one vector */ | |
3277 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) | |
3278 | q_vectors = 1; | |
3279 | ||
3280 | for (q_idx = 0; q_idx < q_vectors; q_idx++) { | |
7a921c93 | 3281 | q_vector = adapter->q_vector[q_idx]; |
4ff7fb12 | 3282 | napi_enable(&q_vector->napi); |
021230d4 AV |
3283 | } |
3284 | } | |
3285 | ||
3286 | static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter) | |
3287 | { | |
3288 | int q_idx; | |
3289 | struct ixgbe_q_vector *q_vector; | |
3290 | int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
3291 | ||
3292 | /* legacy and MSI only use one vector */ | |
3293 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) | |
3294 | q_vectors = 1; | |
3295 | ||
3296 | for (q_idx = 0; q_idx < q_vectors; q_idx++) { | |
7a921c93 | 3297 | q_vector = adapter->q_vector[q_idx]; |
021230d4 AV |
3298 | napi_disable(&q_vector->napi); |
3299 | } | |
3300 | } | |
3301 | ||
7a6b6f51 | 3302 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
3303 | /* |
3304 | * ixgbe_configure_dcb - Configure DCB hardware | |
3305 | * @adapter: ixgbe adapter struct | |
3306 | * | |
3307 | * This is called by the driver on open to configure the DCB hardware. | |
3308 | * This is also called by the gennetlink interface when reconfiguring | |
3309 | * the DCB state. | |
3310 | */ | |
3311 | static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter) | |
3312 | { | |
3313 | struct ixgbe_hw *hw = &adapter->hw; | |
9806307a | 3314 | int max_frame = adapter->netdev->mtu + ETH_HLEN + ETH_FCS_LEN; |
2f90b865 | 3315 | |
67ebd791 AD |
3316 | if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) { |
3317 | if (hw->mac.type == ixgbe_mac_82598EB) | |
3318 | netif_set_gso_max_size(adapter->netdev, 65536); | |
3319 | return; | |
3320 | } | |
3321 | ||
3322 | if (hw->mac.type == ixgbe_mac_82598EB) | |
3323 | netif_set_gso_max_size(adapter->netdev, 32768); | |
3324 | ||
2f90b865 | 3325 | |
2f90b865 | 3326 | /* Enable VLAN tag insert/strip */ |
f62bbb5e | 3327 | adapter->netdev->features |= NETIF_F_HW_VLAN_RX; |
5f6c0181 | 3328 | |
2f90b865 | 3329 | hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true); |
01fa7d90 AD |
3330 | |
3331 | /* reconfigure the hardware */ | |
6f70f6ac | 3332 | if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE) { |
971060b1 | 3333 | #ifdef IXGBE_FCOE |
c27931da JF |
3334 | if (adapter->netdev->features & NETIF_F_FCOE_MTU) |
3335 | max_frame = max(max_frame, IXGBE_FCOE_JUMBO_FRAME_SIZE); | |
3336 | #endif | |
3337 | ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame, | |
3338 | DCB_TX_CONFIG); | |
3339 | ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame, | |
3340 | DCB_RX_CONFIG); | |
3341 | ixgbe_dcb_hw_config(hw, &adapter->dcb_cfg); | |
3342 | } else { | |
3343 | struct net_device *dev = adapter->netdev; | |
3344 | ||
3345 | if (adapter->ixgbe_ieee_ets) | |
3346 | dev->dcbnl_ops->ieee_setets(dev, | |
3347 | adapter->ixgbe_ieee_ets); | |
3348 | if (adapter->ixgbe_ieee_pfc) | |
3349 | dev->dcbnl_ops->ieee_setpfc(dev, | |
3350 | adapter->ixgbe_ieee_pfc); | |
3351 | } | |
8187cd48 JF |
3352 | |
3353 | /* Enable RSS Hash per TC */ | |
3354 | if (hw->mac.type != ixgbe_mac_82598EB) { | |
3355 | int i; | |
3356 | u32 reg = 0; | |
3357 | ||
3358 | for (i = 0; i < MAX_TRAFFIC_CLASS; i++) { | |
3359 | u8 msb = 0; | |
3360 | u8 cnt = adapter->netdev->tc_to_txq[i].count; | |
3361 | ||
3362 | while (cnt >>= 1) | |
3363 | msb++; | |
3364 | ||
3365 | reg |= msb << IXGBE_RQTC_SHIFT_TC(i); | |
3366 | } | |
3367 | IXGBE_WRITE_REG(hw, IXGBE_RQTC, reg); | |
3368 | } | |
2f90b865 AD |
3369 | } |
3370 | ||
3371 | #endif | |
80605c65 JF |
3372 | |
3373 | static void ixgbe_configure_pb(struct ixgbe_adapter *adapter) | |
3374 | { | |
80605c65 | 3375 | struct ixgbe_hw *hw = &adapter->hw; |
f7e1027f AD |
3376 | int hdrm; |
3377 | u8 tc = netdev_get_num_tc(adapter->netdev); | |
80605c65 JF |
3378 | |
3379 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE || | |
3380 | adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) | |
f7e1027f AD |
3381 | hdrm = 32 << adapter->fdir_pballoc; |
3382 | else | |
3383 | hdrm = 0; | |
80605c65 | 3384 | |
f7e1027f | 3385 | hw->mac.ops.set_rxpba(hw, tc, hdrm, PBA_STRATEGY_EQUAL); |
80605c65 JF |
3386 | } |
3387 | ||
e4911d57 AD |
3388 | static void ixgbe_fdir_filter_restore(struct ixgbe_adapter *adapter) |
3389 | { | |
3390 | struct ixgbe_hw *hw = &adapter->hw; | |
3391 | struct hlist_node *node, *node2; | |
3392 | struct ixgbe_fdir_filter *filter; | |
3393 | ||
3394 | spin_lock(&adapter->fdir_perfect_lock); | |
3395 | ||
3396 | if (!hlist_empty(&adapter->fdir_filter_list)) | |
3397 | ixgbe_fdir_set_input_mask_82599(hw, &adapter->fdir_mask); | |
3398 | ||
3399 | hlist_for_each_entry_safe(filter, node, node2, | |
3400 | &adapter->fdir_filter_list, fdir_node) { | |
3401 | ixgbe_fdir_write_perfect_filter_82599(hw, | |
1f4d5183 AD |
3402 | &filter->filter, |
3403 | filter->sw_idx, | |
3404 | (filter->action == IXGBE_FDIR_DROP_QUEUE) ? | |
3405 | IXGBE_FDIR_DROP_QUEUE : | |
3406 | adapter->rx_ring[filter->action]->reg_idx); | |
e4911d57 AD |
3407 | } |
3408 | ||
3409 | spin_unlock(&adapter->fdir_perfect_lock); | |
3410 | } | |
3411 | ||
9a799d71 AK |
3412 | static void ixgbe_configure(struct ixgbe_adapter *adapter) |
3413 | { | |
80605c65 | 3414 | ixgbe_configure_pb(adapter); |
7a6b6f51 | 3415 | #ifdef CONFIG_IXGBE_DCB |
67ebd791 | 3416 | ixgbe_configure_dcb(adapter); |
2f90b865 | 3417 | #endif |
9a799d71 | 3418 | |
4c1d7b4b | 3419 | ixgbe_set_rx_mode(adapter->netdev); |
f62bbb5e JG |
3420 | ixgbe_restore_vlan(adapter); |
3421 | ||
eacd73f7 YZ |
3422 | #ifdef IXGBE_FCOE |
3423 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
3424 | ixgbe_configure_fcoe(adapter); | |
3425 | ||
3426 | #endif /* IXGBE_FCOE */ | |
c4cf55e5 | 3427 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) { |
4c1d7b4b AD |
3428 | ixgbe_init_fdir_signature_82599(&adapter->hw, |
3429 | adapter->fdir_pballoc); | |
e4911d57 AD |
3430 | } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) { |
3431 | ixgbe_init_fdir_perfect_82599(&adapter->hw, | |
3432 | adapter->fdir_pballoc); | |
3433 | ixgbe_fdir_filter_restore(adapter); | |
c4cf55e5 | 3434 | } |
4c1d7b4b | 3435 | |
933d41f1 | 3436 | ixgbe_configure_virtualization(adapter); |
c4cf55e5 | 3437 | |
9a799d71 AK |
3438 | ixgbe_configure_tx(adapter); |
3439 | ixgbe_configure_rx(adapter); | |
9a799d71 AK |
3440 | } |
3441 | ||
e8e26350 PW |
3442 | static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw) |
3443 | { | |
3444 | switch (hw->phy.type) { | |
3445 | case ixgbe_phy_sfp_avago: | |
3446 | case ixgbe_phy_sfp_ftl: | |
3447 | case ixgbe_phy_sfp_intel: | |
3448 | case ixgbe_phy_sfp_unknown: | |
ea0a04df DS |
3449 | case ixgbe_phy_sfp_passive_tyco: |
3450 | case ixgbe_phy_sfp_passive_unknown: | |
3451 | case ixgbe_phy_sfp_active_unknown: | |
3452 | case ixgbe_phy_sfp_ftl_active: | |
e8e26350 PW |
3453 | return true; |
3454 | default: | |
3455 | return false; | |
3456 | } | |
3457 | } | |
3458 | ||
0ecc061d | 3459 | /** |
e8e26350 PW |
3460 | * ixgbe_sfp_link_config - set up SFP+ link |
3461 | * @adapter: pointer to private adapter struct | |
3462 | **/ | |
3463 | static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter) | |
3464 | { | |
7086400d AD |
3465 | /* |
3466 | * We are assuming the worst case scenerio here, and that | |
3467 | * is that an SFP was inserted/removed after the reset | |
3468 | * but before SFP detection was enabled. As such the best | |
3469 | * solution is to just start searching as soon as we start | |
3470 | */ | |
3471 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) | |
3472 | adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP; | |
e8e26350 | 3473 | |
7086400d | 3474 | adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET; |
e8e26350 PW |
3475 | } |
3476 | ||
3477 | /** | |
3478 | * ixgbe_non_sfp_link_config - set up non-SFP+ link | |
0ecc061d PWJ |
3479 | * @hw: pointer to private hardware struct |
3480 | * | |
3481 | * Returns 0 on success, negative on failure | |
3482 | **/ | |
e8e26350 | 3483 | static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw) |
0ecc061d PWJ |
3484 | { |
3485 | u32 autoneg; | |
8620a103 | 3486 | bool negotiation, link_up = false; |
0ecc061d PWJ |
3487 | u32 ret = IXGBE_ERR_LINK_SETUP; |
3488 | ||
3489 | if (hw->mac.ops.check_link) | |
3490 | ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false); | |
3491 | ||
3492 | if (ret) | |
3493 | goto link_cfg_out; | |
3494 | ||
0b0c2b31 ET |
3495 | autoneg = hw->phy.autoneg_advertised; |
3496 | if ((!autoneg) && (hw->mac.ops.get_link_capabilities)) | |
e8e9f696 JP |
3497 | ret = hw->mac.ops.get_link_capabilities(hw, &autoneg, |
3498 | &negotiation); | |
0ecc061d PWJ |
3499 | if (ret) |
3500 | goto link_cfg_out; | |
3501 | ||
8620a103 MC |
3502 | if (hw->mac.ops.setup_link) |
3503 | ret = hw->mac.ops.setup_link(hw, autoneg, negotiation, link_up); | |
0ecc061d PWJ |
3504 | link_cfg_out: |
3505 | return ret; | |
3506 | } | |
3507 | ||
a34bcfff | 3508 | static void ixgbe_setup_gpie(struct ixgbe_adapter *adapter) |
9a799d71 | 3509 | { |
9a799d71 | 3510 | struct ixgbe_hw *hw = &adapter->hw; |
a34bcfff | 3511 | u32 gpie = 0; |
9a799d71 | 3512 | |
9b471446 | 3513 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
a34bcfff AD |
3514 | gpie = IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT | |
3515 | IXGBE_GPIE_OCD; | |
3516 | gpie |= IXGBE_GPIE_EIAME; | |
9b471446 JB |
3517 | /* |
3518 | * use EIAM to auto-mask when MSI-X interrupt is asserted | |
3519 | * this saves a register write for every interrupt | |
3520 | */ | |
3521 | switch (hw->mac.type) { | |
3522 | case ixgbe_mac_82598EB: | |
3523 | IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE); | |
3524 | break; | |
9b471446 | 3525 | case ixgbe_mac_82599EB: |
b93a2226 DS |
3526 | case ixgbe_mac_X540: |
3527 | default: | |
9b471446 JB |
3528 | IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF); |
3529 | IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF); | |
3530 | break; | |
3531 | } | |
3532 | } else { | |
021230d4 AV |
3533 | /* legacy interrupts, use EIAM to auto-mask when reading EICR, |
3534 | * specifically only auto mask tx and rx interrupts */ | |
3535 | IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE); | |
3536 | } | |
9a799d71 | 3537 | |
a34bcfff AD |
3538 | /* XXX: to interrupt immediately for EICS writes, enable this */ |
3539 | /* gpie |= IXGBE_GPIE_EIMEN; */ | |
3540 | ||
3541 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) { | |
3542 | gpie &= ~IXGBE_GPIE_VTMODE_MASK; | |
3543 | gpie |= IXGBE_GPIE_VTMODE_64; | |
119fc60a MC |
3544 | } |
3545 | ||
a34bcfff AD |
3546 | /* Enable fan failure interrupt */ |
3547 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) | |
0befdb3e | 3548 | gpie |= IXGBE_SDP1_GPIEN; |
0befdb3e | 3549 | |
2698b208 | 3550 | if (hw->mac.type == ixgbe_mac_82599EB) { |
e8e26350 PW |
3551 | gpie |= IXGBE_SDP1_GPIEN; |
3552 | gpie |= IXGBE_SDP2_GPIEN; | |
2698b208 | 3553 | } |
a34bcfff AD |
3554 | |
3555 | IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie); | |
3556 | } | |
3557 | ||
c7ccde0f | 3558 | static void ixgbe_up_complete(struct ixgbe_adapter *adapter) |
a34bcfff AD |
3559 | { |
3560 | struct ixgbe_hw *hw = &adapter->hw; | |
a34bcfff | 3561 | int err; |
a34bcfff AD |
3562 | u32 ctrl_ext; |
3563 | ||
3564 | ixgbe_get_hw_control(adapter); | |
3565 | ixgbe_setup_gpie(adapter); | |
e8e26350 | 3566 | |
9a799d71 AK |
3567 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
3568 | ixgbe_configure_msix(adapter); | |
3569 | else | |
3570 | ixgbe_configure_msi_and_legacy(adapter); | |
3571 | ||
c6ecf39a DS |
3572 | /* enable the optics for both mult-speed fiber and 82599 SFP+ fiber */ |
3573 | if (hw->mac.ops.enable_tx_laser && | |
3574 | ((hw->phy.multispeed_fiber) || | |
9f911707 | 3575 | ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) && |
c6ecf39a | 3576 | (hw->mac.type == ixgbe_mac_82599EB)))) |
61fac744 PW |
3577 | hw->mac.ops.enable_tx_laser(hw); |
3578 | ||
9a799d71 | 3579 | clear_bit(__IXGBE_DOWN, &adapter->state); |
021230d4 AV |
3580 | ixgbe_napi_enable_all(adapter); |
3581 | ||
73c4b7cd AD |
3582 | if (ixgbe_is_sfp(hw)) { |
3583 | ixgbe_sfp_link_config(adapter); | |
3584 | } else { | |
3585 | err = ixgbe_non_sfp_link_config(hw); | |
3586 | if (err) | |
3587 | e_err(probe, "link_config FAILED %d\n", err); | |
3588 | } | |
3589 | ||
021230d4 AV |
3590 | /* clear any pending interrupts, may auto mask */ |
3591 | IXGBE_READ_REG(hw, IXGBE_EICR); | |
6af3b9eb | 3592 | ixgbe_irq_enable(adapter, true, true); |
9a799d71 | 3593 | |
bf069c97 DS |
3594 | /* |
3595 | * If this adapter has a fan, check to see if we had a failure | |
3596 | * before we enabled the interrupt. | |
3597 | */ | |
3598 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) { | |
3599 | u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP); | |
3600 | if (esdp & IXGBE_ESDP_SDP1) | |
396e799c | 3601 | e_crit(drv, "Fan has stopped, replace the adapter\n"); |
bf069c97 DS |
3602 | } |
3603 | ||
1da100bb | 3604 | /* enable transmits */ |
477de6ed | 3605 | netif_tx_start_all_queues(adapter->netdev); |
1da100bb | 3606 | |
9a799d71 AK |
3607 | /* bring the link up in the watchdog, this could race with our first |
3608 | * link up interrupt but shouldn't be a problem */ | |
cf8280ee JB |
3609 | adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE; |
3610 | adapter->link_check_timeout = jiffies; | |
7086400d | 3611 | mod_timer(&adapter->service_timer, jiffies); |
c9205697 GR |
3612 | |
3613 | /* Set PF Reset Done bit so PF/VF Mail Ops can work */ | |
3614 | ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT); | |
3615 | ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD; | |
3616 | IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext); | |
9a799d71 AK |
3617 | } |
3618 | ||
d4f80882 AV |
3619 | void ixgbe_reinit_locked(struct ixgbe_adapter *adapter) |
3620 | { | |
3621 | WARN_ON(in_interrupt()); | |
7086400d AD |
3622 | /* put off any impending NetWatchDogTimeout */ |
3623 | adapter->netdev->trans_start = jiffies; | |
3624 | ||
d4f80882 | 3625 | while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state)) |
032b4325 | 3626 | usleep_range(1000, 2000); |
d4f80882 | 3627 | ixgbe_down(adapter); |
5809a1ae GR |
3628 | /* |
3629 | * If SR-IOV enabled then wait a bit before bringing the adapter | |
3630 | * back up to give the VFs time to respond to the reset. The | |
3631 | * two second wait is based upon the watchdog timer cycle in | |
3632 | * the VF driver. | |
3633 | */ | |
3634 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) | |
3635 | msleep(2000); | |
d4f80882 AV |
3636 | ixgbe_up(adapter); |
3637 | clear_bit(__IXGBE_RESETTING, &adapter->state); | |
3638 | } | |
3639 | ||
c7ccde0f | 3640 | void ixgbe_up(struct ixgbe_adapter *adapter) |
9a799d71 AK |
3641 | { |
3642 | /* hardware has been reset, we need to reload some things */ | |
3643 | ixgbe_configure(adapter); | |
3644 | ||
c7ccde0f | 3645 | ixgbe_up_complete(adapter); |
9a799d71 AK |
3646 | } |
3647 | ||
3648 | void ixgbe_reset(struct ixgbe_adapter *adapter) | |
3649 | { | |
c44ade9e | 3650 | struct ixgbe_hw *hw = &adapter->hw; |
8ca783ab DS |
3651 | int err; |
3652 | ||
7086400d AD |
3653 | /* lock SFP init bit to prevent race conditions with the watchdog */ |
3654 | while (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state)) | |
3655 | usleep_range(1000, 2000); | |
3656 | ||
3657 | /* clear all SFP and link config related flags while holding SFP_INIT */ | |
3658 | adapter->flags2 &= ~(IXGBE_FLAG2_SEARCH_FOR_SFP | | |
3659 | IXGBE_FLAG2_SFP_NEEDS_RESET); | |
3660 | adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG; | |
3661 | ||
8ca783ab | 3662 | err = hw->mac.ops.init_hw(hw); |
da4dd0f7 PWJ |
3663 | switch (err) { |
3664 | case 0: | |
3665 | case IXGBE_ERR_SFP_NOT_PRESENT: | |
7086400d | 3666 | case IXGBE_ERR_SFP_NOT_SUPPORTED: |
da4dd0f7 PWJ |
3667 | break; |
3668 | case IXGBE_ERR_MASTER_REQUESTS_PENDING: | |
849c4542 | 3669 | e_dev_err("master disable timed out\n"); |
da4dd0f7 | 3670 | break; |
794caeb2 PWJ |
3671 | case IXGBE_ERR_EEPROM_VERSION: |
3672 | /* We are running on a pre-production device, log a warning */ | |
849c4542 ET |
3673 | e_dev_warn("This device is a pre-production adapter/LOM. " |
3674 | "Please be aware there may be issuesassociated with " | |
3675 | "your hardware. If you are experiencing problems " | |
3676 | "please contact your Intel or hardware " | |
3677 | "representative who provided you with this " | |
3678 | "hardware.\n"); | |
794caeb2 | 3679 | break; |
da4dd0f7 | 3680 | default: |
849c4542 | 3681 | e_dev_err("Hardware Error: %d\n", err); |
da4dd0f7 | 3682 | } |
9a799d71 | 3683 | |
7086400d AD |
3684 | clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state); |
3685 | ||
9a799d71 | 3686 | /* reprogram the RAR[0] in case user changed it. */ |
1cdd1ec8 GR |
3687 | hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs, |
3688 | IXGBE_RAH_AV); | |
9a799d71 AK |
3689 | } |
3690 | ||
9a799d71 AK |
3691 | /** |
3692 | * ixgbe_clean_rx_ring - Free Rx Buffers per Queue | |
9a799d71 AK |
3693 | * @rx_ring: ring to free buffers from |
3694 | **/ | |
b6ec895e | 3695 | static void ixgbe_clean_rx_ring(struct ixgbe_ring *rx_ring) |
9a799d71 | 3696 | { |
b6ec895e | 3697 | struct device *dev = rx_ring->dev; |
9a799d71 | 3698 | unsigned long size; |
b6ec895e | 3699 | u16 i; |
9a799d71 | 3700 | |
84418e3b AD |
3701 | /* ring already cleared, nothing to do */ |
3702 | if (!rx_ring->rx_buffer_info) | |
3703 | return; | |
9a799d71 | 3704 | |
84418e3b | 3705 | /* Free all the Rx ring sk_buffs */ |
9a799d71 AK |
3706 | for (i = 0; i < rx_ring->count; i++) { |
3707 | struct ixgbe_rx_buffer *rx_buffer_info; | |
3708 | ||
3709 | rx_buffer_info = &rx_ring->rx_buffer_info[i]; | |
3710 | if (rx_buffer_info->dma) { | |
b6ec895e | 3711 | dma_unmap_single(rx_ring->dev, rx_buffer_info->dma, |
e8e9f696 | 3712 | rx_ring->rx_buf_len, |
1b507730 | 3713 | DMA_FROM_DEVICE); |
9a799d71 AK |
3714 | rx_buffer_info->dma = 0; |
3715 | } | |
3716 | if (rx_buffer_info->skb) { | |
f8212f97 | 3717 | struct sk_buff *skb = rx_buffer_info->skb; |
9a799d71 | 3718 | rx_buffer_info->skb = NULL; |
f8212f97 AD |
3719 | do { |
3720 | struct sk_buff *this = skb; | |
e8171aaa | 3721 | if (IXGBE_RSC_CB(this)->delay_unmap) { |
b6ec895e | 3722 | dma_unmap_single(dev, |
1b507730 | 3723 | IXGBE_RSC_CB(this)->dma, |
e8e9f696 | 3724 | rx_ring->rx_buf_len, |
1b507730 | 3725 | DMA_FROM_DEVICE); |
fd3686a8 | 3726 | IXGBE_RSC_CB(this)->dma = 0; |
e8171aaa | 3727 | IXGBE_RSC_CB(skb)->delay_unmap = false; |
fd3686a8 | 3728 | } |
f8212f97 AD |
3729 | skb = skb->prev; |
3730 | dev_kfree_skb(this); | |
3731 | } while (skb); | |
9a799d71 AK |
3732 | } |
3733 | if (!rx_buffer_info->page) | |
3734 | continue; | |
4f57ca6e | 3735 | if (rx_buffer_info->page_dma) { |
b6ec895e | 3736 | dma_unmap_page(dev, rx_buffer_info->page_dma, |
1b507730 | 3737 | PAGE_SIZE / 2, DMA_FROM_DEVICE); |
4f57ca6e JB |
3738 | rx_buffer_info->page_dma = 0; |
3739 | } | |
9a799d71 AK |
3740 | put_page(rx_buffer_info->page); |
3741 | rx_buffer_info->page = NULL; | |
762f4c57 | 3742 | rx_buffer_info->page_offset = 0; |
9a799d71 AK |
3743 | } |
3744 | ||
3745 | size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count; | |
3746 | memset(rx_ring->rx_buffer_info, 0, size); | |
3747 | ||
3748 | /* Zero out the descriptor ring */ | |
3749 | memset(rx_ring->desc, 0, rx_ring->size); | |
3750 | ||
3751 | rx_ring->next_to_clean = 0; | |
3752 | rx_ring->next_to_use = 0; | |
9a799d71 AK |
3753 | } |
3754 | ||
3755 | /** | |
3756 | * ixgbe_clean_tx_ring - Free Tx Buffers | |
9a799d71 AK |
3757 | * @tx_ring: ring to be cleaned |
3758 | **/ | |
b6ec895e | 3759 | static void ixgbe_clean_tx_ring(struct ixgbe_ring *tx_ring) |
9a799d71 AK |
3760 | { |
3761 | struct ixgbe_tx_buffer *tx_buffer_info; | |
3762 | unsigned long size; | |
b6ec895e | 3763 | u16 i; |
9a799d71 | 3764 | |
84418e3b AD |
3765 | /* ring already cleared, nothing to do */ |
3766 | if (!tx_ring->tx_buffer_info) | |
3767 | return; | |
9a799d71 | 3768 | |
84418e3b | 3769 | /* Free all the Tx ring sk_buffs */ |
9a799d71 AK |
3770 | for (i = 0; i < tx_ring->count; i++) { |
3771 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
b6ec895e | 3772 | ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer_info); |
9a799d71 AK |
3773 | } |
3774 | ||
3775 | size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count; | |
3776 | memset(tx_ring->tx_buffer_info, 0, size); | |
3777 | ||
3778 | /* Zero out the descriptor ring */ | |
3779 | memset(tx_ring->desc, 0, tx_ring->size); | |
3780 | ||
3781 | tx_ring->next_to_use = 0; | |
3782 | tx_ring->next_to_clean = 0; | |
9a799d71 AK |
3783 | } |
3784 | ||
3785 | /** | |
021230d4 | 3786 | * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues |
9a799d71 AK |
3787 | * @adapter: board private structure |
3788 | **/ | |
021230d4 | 3789 | static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter) |
9a799d71 AK |
3790 | { |
3791 | int i; | |
3792 | ||
021230d4 | 3793 | for (i = 0; i < adapter->num_rx_queues; i++) |
b6ec895e | 3794 | ixgbe_clean_rx_ring(adapter->rx_ring[i]); |
9a799d71 AK |
3795 | } |
3796 | ||
3797 | /** | |
021230d4 | 3798 | * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues |
9a799d71 AK |
3799 | * @adapter: board private structure |
3800 | **/ | |
021230d4 | 3801 | static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter) |
9a799d71 AK |
3802 | { |
3803 | int i; | |
3804 | ||
021230d4 | 3805 | for (i = 0; i < adapter->num_tx_queues; i++) |
b6ec895e | 3806 | ixgbe_clean_tx_ring(adapter->tx_ring[i]); |
9a799d71 AK |
3807 | } |
3808 | ||
e4911d57 AD |
3809 | static void ixgbe_fdir_filter_exit(struct ixgbe_adapter *adapter) |
3810 | { | |
3811 | struct hlist_node *node, *node2; | |
3812 | struct ixgbe_fdir_filter *filter; | |
3813 | ||
3814 | spin_lock(&adapter->fdir_perfect_lock); | |
3815 | ||
3816 | hlist_for_each_entry_safe(filter, node, node2, | |
3817 | &adapter->fdir_filter_list, fdir_node) { | |
3818 | hlist_del(&filter->fdir_node); | |
3819 | kfree(filter); | |
3820 | } | |
3821 | adapter->fdir_filter_count = 0; | |
3822 | ||
3823 | spin_unlock(&adapter->fdir_perfect_lock); | |
3824 | } | |
3825 | ||
9a799d71 AK |
3826 | void ixgbe_down(struct ixgbe_adapter *adapter) |
3827 | { | |
3828 | struct net_device *netdev = adapter->netdev; | |
7f821875 | 3829 | struct ixgbe_hw *hw = &adapter->hw; |
9a799d71 | 3830 | u32 rxctrl; |
bf29ee6c | 3831 | int i; |
9a799d71 AK |
3832 | |
3833 | /* signal that we are down to the interrupt handler */ | |
3834 | set_bit(__IXGBE_DOWN, &adapter->state); | |
3835 | ||
3836 | /* disable receives */ | |
7f821875 JB |
3837 | rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL); |
3838 | IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN); | |
9a799d71 | 3839 | |
2d39d576 YZ |
3840 | /* disable all enabled rx queues */ |
3841 | for (i = 0; i < adapter->num_rx_queues; i++) | |
3842 | /* this call also flushes the previous write */ | |
3843 | ixgbe_disable_rx_queue(adapter, adapter->rx_ring[i]); | |
3844 | ||
032b4325 | 3845 | usleep_range(10000, 20000); |
9a799d71 | 3846 | |
7f821875 JB |
3847 | netif_tx_stop_all_queues(netdev); |
3848 | ||
7086400d | 3849 | /* call carrier off first to avoid false dev_watchdog timeouts */ |
c0dfb90e JF |
3850 | netif_carrier_off(netdev); |
3851 | netif_tx_disable(netdev); | |
3852 | ||
3853 | ixgbe_irq_disable(adapter); | |
3854 | ||
3855 | ixgbe_napi_disable_all(adapter); | |
3856 | ||
d034acf1 AD |
3857 | adapter->flags2 &= ~(IXGBE_FLAG2_FDIR_REQUIRES_REINIT | |
3858 | IXGBE_FLAG2_RESET_REQUESTED); | |
7086400d AD |
3859 | adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE; |
3860 | ||
3861 | del_timer_sync(&adapter->service_timer); | |
3862 | ||
34cecbbf | 3863 | if (adapter->num_vfs) { |
8e34d1aa AD |
3864 | /* Clear EITR Select mapping */ |
3865 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0); | |
34cecbbf AD |
3866 | |
3867 | /* Mark all the VFs as inactive */ | |
3868 | for (i = 0 ; i < adapter->num_vfs; i++) | |
3869 | adapter->vfinfo[i].clear_to_send = 0; | |
34cecbbf | 3870 | |
34cecbbf AD |
3871 | /* ping all the active vfs to let them know we are going down */ |
3872 | ixgbe_ping_all_vfs(adapter); | |
3873 | ||
3874 | /* Disable all VFTE/VFRE TX/RX */ | |
3875 | ixgbe_disable_tx_rx(adapter); | |
b25ebfd2 PW |
3876 | } |
3877 | ||
7f821875 JB |
3878 | /* disable transmits in the hardware now that interrupts are off */ |
3879 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
bf29ee6c | 3880 | u8 reg_idx = adapter->tx_ring[i]->reg_idx; |
34cecbbf | 3881 | IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH); |
7f821875 | 3882 | } |
34cecbbf AD |
3883 | |
3884 | /* Disable the Tx DMA engine on 82599 and X540 */ | |
bd508178 AD |
3885 | switch (hw->mac.type) { |
3886 | case ixgbe_mac_82599EB: | |
b93a2226 | 3887 | case ixgbe_mac_X540: |
88512539 | 3888 | IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, |
e8e9f696 JP |
3889 | (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) & |
3890 | ~IXGBE_DMATXCTL_TE)); | |
bd508178 AD |
3891 | break; |
3892 | default: | |
3893 | break; | |
3894 | } | |
7f821875 | 3895 | |
6f4a0e45 PL |
3896 | if (!pci_channel_offline(adapter->pdev)) |
3897 | ixgbe_reset(adapter); | |
c6ecf39a DS |
3898 | |
3899 | /* power down the optics for multispeed fiber and 82599 SFP+ fiber */ | |
3900 | if (hw->mac.ops.disable_tx_laser && | |
3901 | ((hw->phy.multispeed_fiber) || | |
9f911707 | 3902 | ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) && |
c6ecf39a DS |
3903 | (hw->mac.type == ixgbe_mac_82599EB)))) |
3904 | hw->mac.ops.disable_tx_laser(hw); | |
3905 | ||
9a799d71 AK |
3906 | ixgbe_clean_all_tx_rings(adapter); |
3907 | ixgbe_clean_all_rx_rings(adapter); | |
3908 | ||
5dd2d332 | 3909 | #ifdef CONFIG_IXGBE_DCA |
96b0e0f6 | 3910 | /* since we reset the hardware DCA settings were cleared */ |
e35ec126 | 3911 | ixgbe_setup_dca(adapter); |
96b0e0f6 | 3912 | #endif |
9a799d71 AK |
3913 | } |
3914 | ||
9a799d71 | 3915 | /** |
021230d4 AV |
3916 | * ixgbe_poll - NAPI Rx polling callback |
3917 | * @napi: structure for representing this polling device | |
3918 | * @budget: how many packets driver is allowed to clean | |
3919 | * | |
3920 | * This function is used for legacy and MSI, NAPI mode | |
9a799d71 | 3921 | **/ |
021230d4 | 3922 | static int ixgbe_poll(struct napi_struct *napi, int budget) |
9a799d71 | 3923 | { |
9a1a69ad | 3924 | struct ixgbe_q_vector *q_vector = |
e8e9f696 | 3925 | container_of(napi, struct ixgbe_q_vector, napi); |
021230d4 | 3926 | struct ixgbe_adapter *adapter = q_vector->adapter; |
4ff7fb12 AD |
3927 | struct ixgbe_ring *ring; |
3928 | int per_ring_budget; | |
3929 | bool clean_complete = true; | |
9a799d71 | 3930 | |
5dd2d332 | 3931 | #ifdef CONFIG_IXGBE_DCA |
33cf09c9 AD |
3932 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) |
3933 | ixgbe_update_dca(q_vector); | |
bd0362dd JC |
3934 | #endif |
3935 | ||
4ff7fb12 AD |
3936 | for (ring = q_vector->tx.ring; ring != NULL; ring = ring->next) |
3937 | clean_complete &= !!ixgbe_clean_tx_irq(q_vector, ring); | |
9a799d71 | 3938 | |
4ff7fb12 AD |
3939 | /* attempt to distribute budget to each queue fairly, but don't allow |
3940 | * the budget to go below 1 because we'll exit polling */ | |
3941 | if (q_vector->rx.count > 1) | |
3942 | per_ring_budget = max(budget/q_vector->rx.count, 1); | |
3943 | else | |
3944 | per_ring_budget = budget; | |
d2c7ddd6 | 3945 | |
4ff7fb12 AD |
3946 | for (ring = q_vector->rx.ring; ring != NULL; ring = ring->next) |
3947 | clean_complete &= ixgbe_clean_rx_irq(q_vector, ring, | |
3948 | per_ring_budget); | |
3949 | ||
3950 | /* If all work not completed, return budget and keep polling */ | |
3951 | if (!clean_complete) | |
3952 | return budget; | |
3953 | ||
3954 | /* all work done, exit the polling mode */ | |
3955 | napi_complete(napi); | |
3956 | if (adapter->rx_itr_setting & 1) | |
3957 | ixgbe_set_itr(q_vector); | |
3958 | if (!test_bit(__IXGBE_DOWN, &adapter->state)) | |
3959 | ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx)); | |
3960 | ||
3961 | return 0; | |
9a799d71 AK |
3962 | } |
3963 | ||
3964 | /** | |
3965 | * ixgbe_tx_timeout - Respond to a Tx Hang | |
3966 | * @netdev: network interface device structure | |
3967 | **/ | |
3968 | static void ixgbe_tx_timeout(struct net_device *netdev) | |
3969 | { | |
3970 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
3971 | ||
3972 | /* Do the reset outside of interrupt context */ | |
c83c6cbd | 3973 | ixgbe_tx_timeout_reset(adapter); |
9a799d71 AK |
3974 | } |
3975 | ||
4df10466 JB |
3976 | /** |
3977 | * ixgbe_set_rss_queues: Allocate queues for RSS | |
3978 | * @adapter: board private structure to initialize | |
3979 | * | |
3980 | * This is our "base" multiqueue mode. RSS (Receive Side Scaling) will try | |
3981 | * to allocate one Rx queue per CPU, and if available, one Tx queue per CPU. | |
3982 | * | |
3983 | **/ | |
bc97114d PWJ |
3984 | static inline bool ixgbe_set_rss_queues(struct ixgbe_adapter *adapter) |
3985 | { | |
3986 | bool ret = false; | |
0cefafad | 3987 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_RSS]; |
bc97114d PWJ |
3988 | |
3989 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { | |
0cefafad JB |
3990 | f->mask = 0xF; |
3991 | adapter->num_rx_queues = f->indices; | |
3992 | adapter->num_tx_queues = f->indices; | |
bc97114d PWJ |
3993 | ret = true; |
3994 | } else { | |
bc97114d | 3995 | ret = false; |
b9804972 JB |
3996 | } |
3997 | ||
bc97114d PWJ |
3998 | return ret; |
3999 | } | |
4000 | ||
c4cf55e5 PWJ |
4001 | /** |
4002 | * ixgbe_set_fdir_queues: Allocate queues for Flow Director | |
4003 | * @adapter: board private structure to initialize | |
4004 | * | |
4005 | * Flow Director is an advanced Rx filter, attempting to get Rx flows back | |
4006 | * to the original CPU that initiated the Tx session. This runs in addition | |
4007 | * to RSS, so if a packet doesn't match an FDIR filter, we can still spread the | |
4008 | * Rx load across CPUs using RSS. | |
4009 | * | |
4010 | **/ | |
e8e9f696 | 4011 | static inline bool ixgbe_set_fdir_queues(struct ixgbe_adapter *adapter) |
c4cf55e5 PWJ |
4012 | { |
4013 | bool ret = false; | |
4014 | struct ixgbe_ring_feature *f_fdir = &adapter->ring_feature[RING_F_FDIR]; | |
4015 | ||
4016 | f_fdir->indices = min((int)num_online_cpus(), f_fdir->indices); | |
4017 | f_fdir->mask = 0; | |
4018 | ||
4019 | /* Flow Director must have RSS enabled */ | |
03ecf91a AD |
4020 | if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) && |
4021 | (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)) { | |
c4cf55e5 PWJ |
4022 | adapter->num_tx_queues = f_fdir->indices; |
4023 | adapter->num_rx_queues = f_fdir->indices; | |
4024 | ret = true; | |
4025 | } else { | |
4026 | adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
c4cf55e5 PWJ |
4027 | } |
4028 | return ret; | |
4029 | } | |
4030 | ||
0331a832 YZ |
4031 | #ifdef IXGBE_FCOE |
4032 | /** | |
4033 | * ixgbe_set_fcoe_queues: Allocate queues for Fiber Channel over Ethernet (FCoE) | |
4034 | * @adapter: board private structure to initialize | |
4035 | * | |
4036 | * FCoE RX FCRETA can use up to 8 rx queues for up to 8 different exchanges. | |
4037 | * The ring feature mask is not used as a mask for FCoE, as it can take any 8 | |
4038 | * rx queues out of the max number of rx queues, instead, it is used as the | |
4039 | * index of the first rx queue used by FCoE. | |
4040 | * | |
4041 | **/ | |
4042 | static inline bool ixgbe_set_fcoe_queues(struct ixgbe_adapter *adapter) | |
4043 | { | |
0331a832 YZ |
4044 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE]; |
4045 | ||
e5b64635 JF |
4046 | if (!(adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) |
4047 | return false; | |
4048 | ||
e901acd6 | 4049 | f->indices = min((int)num_online_cpus(), f->indices); |
e5b64635 | 4050 | |
e901acd6 JF |
4051 | adapter->num_rx_queues = 1; |
4052 | adapter->num_tx_queues = 1; | |
e5b64635 | 4053 | |
e901acd6 JF |
4054 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { |
4055 | e_info(probe, "FCoE enabled with RSS\n"); | |
03ecf91a | 4056 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) |
e901acd6 JF |
4057 | ixgbe_set_fdir_queues(adapter); |
4058 | else | |
4059 | ixgbe_set_rss_queues(adapter); | |
e5b64635 | 4060 | } |
03ecf91a | 4061 | |
e901acd6 JF |
4062 | /* adding FCoE rx rings to the end */ |
4063 | f->mask = adapter->num_rx_queues; | |
4064 | adapter->num_rx_queues += f->indices; | |
4065 | adapter->num_tx_queues += f->indices; | |
0331a832 | 4066 | |
e5b64635 JF |
4067 | return true; |
4068 | } | |
4069 | #endif /* IXGBE_FCOE */ | |
4070 | ||
e901acd6 JF |
4071 | /* Artificial max queue cap per traffic class in DCB mode */ |
4072 | #define DCB_QUEUE_CAP 8 | |
4073 | ||
e5b64635 JF |
4074 | #ifdef CONFIG_IXGBE_DCB |
4075 | static inline bool ixgbe_set_dcb_queues(struct ixgbe_adapter *adapter) | |
4076 | { | |
e901acd6 JF |
4077 | int per_tc_q, q, i, offset = 0; |
4078 | struct net_device *dev = adapter->netdev; | |
4079 | int tcs = netdev_get_num_tc(dev); | |
e5b64635 | 4080 | |
e901acd6 JF |
4081 | if (!tcs) |
4082 | return false; | |
e5b64635 | 4083 | |
e901acd6 JF |
4084 | /* Map queue offset and counts onto allocated tx queues */ |
4085 | per_tc_q = min(dev->num_tx_queues / tcs, (unsigned int)DCB_QUEUE_CAP); | |
4086 | q = min((int)num_online_cpus(), per_tc_q); | |
8b1c0b24 | 4087 | |
8b1c0b24 | 4088 | for (i = 0; i < tcs; i++) { |
e901acd6 JF |
4089 | netdev_set_prio_tc_map(dev, i, i); |
4090 | netdev_set_tc_queue(dev, i, q, offset); | |
4091 | offset += q; | |
0331a832 YZ |
4092 | } |
4093 | ||
e901acd6 JF |
4094 | adapter->num_tx_queues = q * tcs; |
4095 | adapter->num_rx_queues = q * tcs; | |
e5b64635 JF |
4096 | |
4097 | #ifdef IXGBE_FCOE | |
e901acd6 JF |
4098 | /* FCoE enabled queues require special configuration indexed |
4099 | * by feature specific indices and mask. Here we map FCoE | |
4100 | * indices onto the DCB queue pairs allowing FCoE to own | |
4101 | * configuration later. | |
e5b64635 | 4102 | */ |
e901acd6 JF |
4103 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) { |
4104 | int tc; | |
4105 | struct ixgbe_ring_feature *f = | |
4106 | &adapter->ring_feature[RING_F_FCOE]; | |
4107 | ||
4108 | tc = netdev_get_prio_tc_map(dev, adapter->fcoe.up); | |
4109 | f->indices = dev->tc_to_txq[tc].count; | |
4110 | f->mask = dev->tc_to_txq[tc].offset; | |
4111 | } | |
e5b64635 JF |
4112 | #endif |
4113 | ||
e901acd6 | 4114 | return true; |
0331a832 | 4115 | } |
e5b64635 | 4116 | #endif |
0331a832 | 4117 | |
1cdd1ec8 GR |
4118 | /** |
4119 | * ixgbe_set_sriov_queues: Allocate queues for IOV use | |
4120 | * @adapter: board private structure to initialize | |
4121 | * | |
4122 | * IOV doesn't actually use anything, so just NAK the | |
4123 | * request for now and let the other queue routines | |
4124 | * figure out what to do. | |
4125 | */ | |
4126 | static inline bool ixgbe_set_sriov_queues(struct ixgbe_adapter *adapter) | |
4127 | { | |
4128 | return false; | |
4129 | } | |
4130 | ||
4df10466 | 4131 | /* |
25985edc | 4132 | * ixgbe_set_num_queues: Allocate queues for device, feature dependent |
4df10466 JB |
4133 | * @adapter: board private structure to initialize |
4134 | * | |
4135 | * This is the top level queue allocation routine. The order here is very | |
4136 | * important, starting with the "most" number of features turned on at once, | |
4137 | * and ending with the smallest set of features. This way large combinations | |
4138 | * can be allocated if they're turned on, and smaller combinations are the | |
4139 | * fallthrough conditions. | |
4140 | * | |
4141 | **/ | |
847f53ff | 4142 | static int ixgbe_set_num_queues(struct ixgbe_adapter *adapter) |
bc97114d | 4143 | { |
1cdd1ec8 GR |
4144 | /* Start with base case */ |
4145 | adapter->num_rx_queues = 1; | |
4146 | adapter->num_tx_queues = 1; | |
4147 | adapter->num_rx_pools = adapter->num_rx_queues; | |
4148 | adapter->num_rx_queues_per_pool = 1; | |
4149 | ||
4150 | if (ixgbe_set_sriov_queues(adapter)) | |
847f53ff | 4151 | goto done; |
1cdd1ec8 | 4152 | |
bc97114d PWJ |
4153 | #ifdef CONFIG_IXGBE_DCB |
4154 | if (ixgbe_set_dcb_queues(adapter)) | |
af22ab1b | 4155 | goto done; |
bc97114d PWJ |
4156 | |
4157 | #endif | |
e5b64635 JF |
4158 | #ifdef IXGBE_FCOE |
4159 | if (ixgbe_set_fcoe_queues(adapter)) | |
4160 | goto done; | |
4161 | ||
4162 | #endif /* IXGBE_FCOE */ | |
c4cf55e5 PWJ |
4163 | if (ixgbe_set_fdir_queues(adapter)) |
4164 | goto done; | |
4165 | ||
bc97114d | 4166 | if (ixgbe_set_rss_queues(adapter)) |
af22ab1b WF |
4167 | goto done; |
4168 | ||
4169 | /* fallback to base case */ | |
4170 | adapter->num_rx_queues = 1; | |
4171 | adapter->num_tx_queues = 1; | |
4172 | ||
4173 | done: | |
847f53ff | 4174 | /* Notify the stack of the (possibly) reduced queue counts. */ |
f0796d5c | 4175 | netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues); |
847f53ff BH |
4176 | return netif_set_real_num_rx_queues(adapter->netdev, |
4177 | adapter->num_rx_queues); | |
b9804972 JB |
4178 | } |
4179 | ||
021230d4 | 4180 | static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter, |
e8e9f696 | 4181 | int vectors) |
021230d4 AV |
4182 | { |
4183 | int err, vector_threshold; | |
4184 | ||
4185 | /* We'll want at least 3 (vector_threshold): | |
4186 | * 1) TxQ[0] Cleanup | |
4187 | * 2) RxQ[0] Cleanup | |
4188 | * 3) Other (Link Status Change, etc.) | |
4189 | * 4) TCP Timer (optional) | |
4190 | */ | |
4191 | vector_threshold = MIN_MSIX_COUNT; | |
4192 | ||
4193 | /* The more we get, the more we will assign to Tx/Rx Cleanup | |
4194 | * for the separate queues...where Rx Cleanup >= Tx Cleanup. | |
4195 | * Right now, we simply care about how many we'll get; we'll | |
4196 | * set them up later while requesting irq's. | |
4197 | */ | |
4198 | while (vectors >= vector_threshold) { | |
4199 | err = pci_enable_msix(adapter->pdev, adapter->msix_entries, | |
e8e9f696 | 4200 | vectors); |
021230d4 AV |
4201 | if (!err) /* Success in acquiring all requested vectors. */ |
4202 | break; | |
4203 | else if (err < 0) | |
4204 | vectors = 0; /* Nasty failure, quit now */ | |
4205 | else /* err == number of vectors we should try again with */ | |
4206 | vectors = err; | |
4207 | } | |
4208 | ||
4209 | if (vectors < vector_threshold) { | |
4210 | /* Can't allocate enough MSI-X interrupts? Oh well. | |
4211 | * This just means we'll go with either a single MSI | |
4212 | * vector or fall back to legacy interrupts. | |
4213 | */ | |
849c4542 ET |
4214 | netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev, |
4215 | "Unable to allocate MSI-X interrupts\n"); | |
021230d4 AV |
4216 | adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED; |
4217 | kfree(adapter->msix_entries); | |
4218 | adapter->msix_entries = NULL; | |
021230d4 AV |
4219 | } else { |
4220 | adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */ | |
eb7f139c PWJ |
4221 | /* |
4222 | * Adjust for only the vectors we'll use, which is minimum | |
4223 | * of max_msix_q_vectors + NON_Q_VECTORS, or the number of | |
4224 | * vectors we were allocated. | |
4225 | */ | |
4226 | adapter->num_msix_vectors = min(vectors, | |
e8e9f696 | 4227 | adapter->max_msix_q_vectors + NON_Q_VECTORS); |
021230d4 AV |
4228 | } |
4229 | } | |
4230 | ||
021230d4 | 4231 | /** |
bc97114d | 4232 | * ixgbe_cache_ring_rss - Descriptor ring to register mapping for RSS |
021230d4 AV |
4233 | * @adapter: board private structure to initialize |
4234 | * | |
bc97114d PWJ |
4235 | * Cache the descriptor ring offsets for RSS to the assigned rings. |
4236 | * | |
021230d4 | 4237 | **/ |
bc97114d | 4238 | static inline bool ixgbe_cache_ring_rss(struct ixgbe_adapter *adapter) |
021230d4 | 4239 | { |
bc97114d | 4240 | int i; |
bc97114d | 4241 | |
9d6b758f AD |
4242 | if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED)) |
4243 | return false; | |
bc97114d | 4244 | |
9d6b758f AD |
4245 | for (i = 0; i < adapter->num_rx_queues; i++) |
4246 | adapter->rx_ring[i]->reg_idx = i; | |
4247 | for (i = 0; i < adapter->num_tx_queues; i++) | |
4248 | adapter->tx_ring[i]->reg_idx = i; | |
4249 | ||
4250 | return true; | |
bc97114d PWJ |
4251 | } |
4252 | ||
4253 | #ifdef CONFIG_IXGBE_DCB | |
e5b64635 JF |
4254 | |
4255 | /* ixgbe_get_first_reg_idx - Return first register index associated with ring */ | |
b32c8dcc JF |
4256 | static void ixgbe_get_first_reg_idx(struct ixgbe_adapter *adapter, u8 tc, |
4257 | unsigned int *tx, unsigned int *rx) | |
e5b64635 JF |
4258 | { |
4259 | struct net_device *dev = adapter->netdev; | |
4260 | struct ixgbe_hw *hw = &adapter->hw; | |
4261 | u8 num_tcs = netdev_get_num_tc(dev); | |
4262 | ||
4263 | *tx = 0; | |
4264 | *rx = 0; | |
4265 | ||
4266 | switch (hw->mac.type) { | |
4267 | case ixgbe_mac_82598EB: | |
aba70d5e JF |
4268 | *tx = tc << 2; |
4269 | *rx = tc << 3; | |
e5b64635 JF |
4270 | break; |
4271 | case ixgbe_mac_82599EB: | |
4272 | case ixgbe_mac_X540: | |
4fa2e0e1 | 4273 | if (num_tcs > 4) { |
e5b64635 JF |
4274 | if (tc < 3) { |
4275 | *tx = tc << 5; | |
4276 | *rx = tc << 4; | |
4277 | } else if (tc < 5) { | |
4278 | *tx = ((tc + 2) << 4); | |
4279 | *rx = tc << 4; | |
4280 | } else if (tc < num_tcs) { | |
4281 | *tx = ((tc + 8) << 3); | |
4282 | *rx = tc << 4; | |
4283 | } | |
4fa2e0e1 | 4284 | } else { |
e5b64635 JF |
4285 | *rx = tc << 5; |
4286 | switch (tc) { | |
4287 | case 0: | |
4288 | *tx = 0; | |
4289 | break; | |
4290 | case 1: | |
4291 | *tx = 64; | |
4292 | break; | |
4293 | case 2: | |
4294 | *tx = 96; | |
4295 | break; | |
4296 | case 3: | |
4297 | *tx = 112; | |
4298 | break; | |
4299 | default: | |
4300 | break; | |
4301 | } | |
4302 | } | |
4303 | break; | |
4304 | default: | |
4305 | break; | |
4306 | } | |
4307 | } | |
4308 | ||
bc97114d PWJ |
4309 | /** |
4310 | * ixgbe_cache_ring_dcb - Descriptor ring to register mapping for DCB | |
4311 | * @adapter: board private structure to initialize | |
4312 | * | |
4313 | * Cache the descriptor ring offsets for DCB to the assigned rings. | |
4314 | * | |
4315 | **/ | |
4316 | static inline bool ixgbe_cache_ring_dcb(struct ixgbe_adapter *adapter) | |
4317 | { | |
e5b64635 JF |
4318 | struct net_device *dev = adapter->netdev; |
4319 | int i, j, k; | |
4320 | u8 num_tcs = netdev_get_num_tc(dev); | |
bc97114d | 4321 | |
8b1c0b24 | 4322 | if (!num_tcs) |
bd508178 | 4323 | return false; |
f92ef202 | 4324 | |
e5b64635 JF |
4325 | for (i = 0, k = 0; i < num_tcs; i++) { |
4326 | unsigned int tx_s, rx_s; | |
4327 | u16 count = dev->tc_to_txq[i].count; | |
4328 | ||
4329 | ixgbe_get_first_reg_idx(adapter, i, &tx_s, &rx_s); | |
4330 | for (j = 0; j < count; j++, k++) { | |
4331 | adapter->tx_ring[k]->reg_idx = tx_s + j; | |
4332 | adapter->rx_ring[k]->reg_idx = rx_s + j; | |
4333 | adapter->tx_ring[k]->dcb_tc = i; | |
4334 | adapter->rx_ring[k]->dcb_tc = i; | |
021230d4 | 4335 | } |
021230d4 | 4336 | } |
e5b64635 JF |
4337 | |
4338 | return true; | |
bc97114d PWJ |
4339 | } |
4340 | #endif | |
4341 | ||
c4cf55e5 PWJ |
4342 | /** |
4343 | * ixgbe_cache_ring_fdir - Descriptor ring to register mapping for Flow Director | |
4344 | * @adapter: board private structure to initialize | |
4345 | * | |
4346 | * Cache the descriptor ring offsets for Flow Director to the assigned rings. | |
4347 | * | |
4348 | **/ | |
e8e9f696 | 4349 | static inline bool ixgbe_cache_ring_fdir(struct ixgbe_adapter *adapter) |
c4cf55e5 PWJ |
4350 | { |
4351 | int i; | |
4352 | bool ret = false; | |
4353 | ||
03ecf91a AD |
4354 | if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) && |
4355 | (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)) { | |
c4cf55e5 | 4356 | for (i = 0; i < adapter->num_rx_queues; i++) |
4a0b9ca0 | 4357 | adapter->rx_ring[i]->reg_idx = i; |
c4cf55e5 | 4358 | for (i = 0; i < adapter->num_tx_queues; i++) |
4a0b9ca0 | 4359 | adapter->tx_ring[i]->reg_idx = i; |
c4cf55e5 PWJ |
4360 | ret = true; |
4361 | } | |
4362 | ||
4363 | return ret; | |
4364 | } | |
4365 | ||
0331a832 YZ |
4366 | #ifdef IXGBE_FCOE |
4367 | /** | |
4368 | * ixgbe_cache_ring_fcoe - Descriptor ring to register mapping for the FCoE | |
4369 | * @adapter: board private structure to initialize | |
4370 | * | |
4371 | * Cache the descriptor ring offsets for FCoE mode to the assigned rings. | |
4372 | * | |
4373 | */ | |
4374 | static inline bool ixgbe_cache_ring_fcoe(struct ixgbe_adapter *adapter) | |
4375 | { | |
0331a832 | 4376 | struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE]; |
bf29ee6c AD |
4377 | int i; |
4378 | u8 fcoe_rx_i = 0, fcoe_tx_i = 0; | |
4379 | ||
4380 | if (!(adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) | |
4381 | return false; | |
0331a832 | 4382 | |
bf29ee6c | 4383 | if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) { |
03ecf91a | 4384 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) |
bf29ee6c AD |
4385 | ixgbe_cache_ring_fdir(adapter); |
4386 | else | |
4387 | ixgbe_cache_ring_rss(adapter); | |
8faa2a78 | 4388 | |
bf29ee6c AD |
4389 | fcoe_rx_i = f->mask; |
4390 | fcoe_tx_i = f->mask; | |
0331a832 | 4391 | } |
bf29ee6c AD |
4392 | for (i = 0; i < f->indices; i++, fcoe_rx_i++, fcoe_tx_i++) { |
4393 | adapter->rx_ring[f->mask + i]->reg_idx = fcoe_rx_i; | |
4394 | adapter->tx_ring[f->mask + i]->reg_idx = fcoe_tx_i; | |
4395 | } | |
4396 | return true; | |
0331a832 YZ |
4397 | } |
4398 | ||
4399 | #endif /* IXGBE_FCOE */ | |
1cdd1ec8 GR |
4400 | /** |
4401 | * ixgbe_cache_ring_sriov - Descriptor ring to register mapping for sriov | |
4402 | * @adapter: board private structure to initialize | |
4403 | * | |
4404 | * SR-IOV doesn't use any descriptor rings but changes the default if | |
4405 | * no other mapping is used. | |
4406 | * | |
4407 | */ | |
4408 | static inline bool ixgbe_cache_ring_sriov(struct ixgbe_adapter *adapter) | |
4409 | { | |
4a0b9ca0 PW |
4410 | adapter->rx_ring[0]->reg_idx = adapter->num_vfs * 2; |
4411 | adapter->tx_ring[0]->reg_idx = adapter->num_vfs * 2; | |
1cdd1ec8 GR |
4412 | if (adapter->num_vfs) |
4413 | return true; | |
4414 | else | |
4415 | return false; | |
4416 | } | |
4417 | ||
bc97114d PWJ |
4418 | /** |
4419 | * ixgbe_cache_ring_register - Descriptor ring to register mapping | |
4420 | * @adapter: board private structure to initialize | |
4421 | * | |
4422 | * Once we know the feature-set enabled for the device, we'll cache | |
4423 | * the register offset the descriptor ring is assigned to. | |
4424 | * | |
4425 | * Note, the order the various feature calls is important. It must start with | |
4426 | * the "most" features enabled at the same time, then trickle down to the | |
4427 | * least amount of features turned on at once. | |
4428 | **/ | |
4429 | static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter) | |
4430 | { | |
4431 | /* start with default case */ | |
4a0b9ca0 PW |
4432 | adapter->rx_ring[0]->reg_idx = 0; |
4433 | adapter->tx_ring[0]->reg_idx = 0; | |
bc97114d | 4434 | |
1cdd1ec8 GR |
4435 | if (ixgbe_cache_ring_sriov(adapter)) |
4436 | return; | |
4437 | ||
e5b64635 JF |
4438 | #ifdef CONFIG_IXGBE_DCB |
4439 | if (ixgbe_cache_ring_dcb(adapter)) | |
4440 | return; | |
4441 | #endif | |
4442 | ||
0331a832 YZ |
4443 | #ifdef IXGBE_FCOE |
4444 | if (ixgbe_cache_ring_fcoe(adapter)) | |
4445 | return; | |
0331a832 | 4446 | #endif /* IXGBE_FCOE */ |
bc97114d | 4447 | |
c4cf55e5 PWJ |
4448 | if (ixgbe_cache_ring_fdir(adapter)) |
4449 | return; | |
4450 | ||
bc97114d PWJ |
4451 | if (ixgbe_cache_ring_rss(adapter)) |
4452 | return; | |
021230d4 AV |
4453 | } |
4454 | ||
9a799d71 AK |
4455 | /** |
4456 | * ixgbe_alloc_queues - Allocate memory for all rings | |
4457 | * @adapter: board private structure to initialize | |
4458 | * | |
4459 | * We allocate one ring per queue at run-time since we don't know the | |
4df10466 JB |
4460 | * number of queues at compile-time. The polling_netdev array is |
4461 | * intended for Multiqueue, but should work fine with a single queue. | |
9a799d71 | 4462 | **/ |
2f90b865 | 4463 | static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter) |
9a799d71 | 4464 | { |
e2ddeba9 | 4465 | int rx = 0, tx = 0, nid = adapter->node; |
9a799d71 | 4466 | |
e2ddeba9 ED |
4467 | if (nid < 0 || !node_online(nid)) |
4468 | nid = first_online_node; | |
4469 | ||
4470 | for (; tx < adapter->num_tx_queues; tx++) { | |
4471 | struct ixgbe_ring *ring; | |
4472 | ||
4473 | ring = kzalloc_node(sizeof(*ring), GFP_KERNEL, nid); | |
4a0b9ca0 | 4474 | if (!ring) |
e2ddeba9 | 4475 | ring = kzalloc(sizeof(*ring), GFP_KERNEL); |
4a0b9ca0 | 4476 | if (!ring) |
e2ddeba9 | 4477 | goto err_allocation; |
4a0b9ca0 | 4478 | ring->count = adapter->tx_ring_count; |
e2ddeba9 ED |
4479 | ring->queue_index = tx; |
4480 | ring->numa_node = nid; | |
b6ec895e | 4481 | ring->dev = &adapter->pdev->dev; |
fc77dc3c | 4482 | ring->netdev = adapter->netdev; |
4a0b9ca0 | 4483 | |
e2ddeba9 | 4484 | adapter->tx_ring[tx] = ring; |
021230d4 | 4485 | } |
b9804972 | 4486 | |
e2ddeba9 ED |
4487 | for (; rx < adapter->num_rx_queues; rx++) { |
4488 | struct ixgbe_ring *ring; | |
4a0b9ca0 | 4489 | |
e2ddeba9 | 4490 | ring = kzalloc_node(sizeof(*ring), GFP_KERNEL, nid); |
4a0b9ca0 | 4491 | if (!ring) |
e2ddeba9 | 4492 | ring = kzalloc(sizeof(*ring), GFP_KERNEL); |
4a0b9ca0 | 4493 | if (!ring) |
e2ddeba9 ED |
4494 | goto err_allocation; |
4495 | ring->count = adapter->rx_ring_count; | |
4496 | ring->queue_index = rx; | |
4497 | ring->numa_node = nid; | |
b6ec895e | 4498 | ring->dev = &adapter->pdev->dev; |
fc77dc3c | 4499 | ring->netdev = adapter->netdev; |
4a0b9ca0 | 4500 | |
e2ddeba9 | 4501 | adapter->rx_ring[rx] = ring; |
021230d4 AV |
4502 | } |
4503 | ||
4504 | ixgbe_cache_ring_register(adapter); | |
4505 | ||
4506 | return 0; | |
4507 | ||
e2ddeba9 ED |
4508 | err_allocation: |
4509 | while (tx) | |
4510 | kfree(adapter->tx_ring[--tx]); | |
4511 | ||
4512 | while (rx) | |
4513 | kfree(adapter->rx_ring[--rx]); | |
021230d4 AV |
4514 | return -ENOMEM; |
4515 | } | |
4516 | ||
4517 | /** | |
4518 | * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported | |
4519 | * @adapter: board private structure to initialize | |
4520 | * | |
4521 | * Attempt to configure the interrupts using the best available | |
4522 | * capabilities of the hardware and the kernel. | |
4523 | **/ | |
feea6a57 | 4524 | static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter) |
021230d4 | 4525 | { |
8be0e467 | 4526 | struct ixgbe_hw *hw = &adapter->hw; |
021230d4 AV |
4527 | int err = 0; |
4528 | int vector, v_budget; | |
4529 | ||
4530 | /* | |
4531 | * It's easy to be greedy for MSI-X vectors, but it really | |
4532 | * doesn't do us much good if we have a lot more vectors | |
4533 | * than CPU's. So let's be conservative and only ask for | |
342bde1b | 4534 | * (roughly) the same number of vectors as there are CPU's. |
021230d4 AV |
4535 | */ |
4536 | v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues, | |
e8e9f696 | 4537 | (int)num_online_cpus()) + NON_Q_VECTORS; |
021230d4 AV |
4538 | |
4539 | /* | |
4540 | * At the same time, hardware can only support a maximum of | |
8be0e467 PW |
4541 | * hw.mac->max_msix_vectors vectors. With features |
4542 | * such as RSS and VMDq, we can easily surpass the number of Rx and Tx | |
4543 | * descriptor queues supported by our device. Thus, we cap it off in | |
4544 | * those rare cases where the cpu count also exceeds our vector limit. | |
021230d4 | 4545 | */ |
8be0e467 | 4546 | v_budget = min(v_budget, (int)hw->mac.max_msix_vectors); |
021230d4 AV |
4547 | |
4548 | /* A failure in MSI-X entry allocation isn't fatal, but it does | |
4549 | * mean we disable MSI-X capabilities of the adapter. */ | |
4550 | adapter->msix_entries = kcalloc(v_budget, | |
e8e9f696 | 4551 | sizeof(struct msix_entry), GFP_KERNEL); |
7a921c93 AD |
4552 | if (adapter->msix_entries) { |
4553 | for (vector = 0; vector < v_budget; vector++) | |
4554 | adapter->msix_entries[vector].entry = vector; | |
021230d4 | 4555 | |
7a921c93 | 4556 | ixgbe_acquire_msix_vectors(adapter, v_budget); |
021230d4 | 4557 | |
7a921c93 AD |
4558 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
4559 | goto out; | |
4560 | } | |
26d27844 | 4561 | |
7a921c93 AD |
4562 | adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED; |
4563 | adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED; | |
03ecf91a | 4564 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) { |
45b9f509 | 4565 | e_err(probe, |
03ecf91a | 4566 | "ATR is not supported while multiple " |
45b9f509 AD |
4567 | "queues are disabled. Disabling Flow Director\n"); |
4568 | } | |
c4cf55e5 | 4569 | adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE; |
c4cf55e5 | 4570 | adapter->atr_sample_rate = 0; |
1cdd1ec8 GR |
4571 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) |
4572 | ixgbe_disable_sriov(adapter); | |
4573 | ||
847f53ff BH |
4574 | err = ixgbe_set_num_queues(adapter); |
4575 | if (err) | |
4576 | return err; | |
021230d4 | 4577 | |
021230d4 AV |
4578 | err = pci_enable_msi(adapter->pdev); |
4579 | if (!err) { | |
4580 | adapter->flags |= IXGBE_FLAG_MSI_ENABLED; | |
4581 | } else { | |
849c4542 ET |
4582 | netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev, |
4583 | "Unable to allocate MSI interrupt, " | |
4584 | "falling back to legacy. Error: %d\n", err); | |
021230d4 AV |
4585 | /* reset err */ |
4586 | err = 0; | |
4587 | } | |
4588 | ||
4589 | out: | |
021230d4 AV |
4590 | return err; |
4591 | } | |
4592 | ||
7a921c93 AD |
4593 | /** |
4594 | * ixgbe_alloc_q_vectors - Allocate memory for interrupt vectors | |
4595 | * @adapter: board private structure to initialize | |
4596 | * | |
4597 | * We allocate one q_vector per queue interrupt. If allocation fails we | |
4598 | * return -ENOMEM. | |
4599 | **/ | |
4600 | static int ixgbe_alloc_q_vectors(struct ixgbe_adapter *adapter) | |
4601 | { | |
4ff7fb12 | 4602 | int v_idx, num_q_vectors; |
7a921c93 | 4603 | struct ixgbe_q_vector *q_vector; |
7a921c93 | 4604 | |
4ff7fb12 | 4605 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
7a921c93 | 4606 | num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
4ff7fb12 | 4607 | else |
7a921c93 | 4608 | num_q_vectors = 1; |
7a921c93 | 4609 | |
4ff7fb12 | 4610 | for (v_idx = 0; v_idx < num_q_vectors; v_idx++) { |
1a6c14a2 | 4611 | q_vector = kzalloc_node(sizeof(struct ixgbe_q_vector), |
e8e9f696 | 4612 | GFP_KERNEL, adapter->node); |
1a6c14a2 JB |
4613 | if (!q_vector) |
4614 | q_vector = kzalloc(sizeof(struct ixgbe_q_vector), | |
e8e9f696 | 4615 | GFP_KERNEL); |
7a921c93 AD |
4616 | if (!q_vector) |
4617 | goto err_out; | |
4ff7fb12 | 4618 | |
7a921c93 | 4619 | q_vector->adapter = adapter; |
4ff7fb12 AD |
4620 | q_vector->v_idx = v_idx; |
4621 | ||
207867f5 AD |
4622 | /* Allocate the affinity_hint cpumask, configure the mask */ |
4623 | if (!alloc_cpumask_var(&q_vector->affinity_mask, GFP_KERNEL)) | |
4624 | goto err_out; | |
4625 | cpumask_set_cpu(v_idx, q_vector->affinity_mask); | |
4626 | ||
08c8833b | 4627 | if (q_vector->tx.count && !q_vector->rx.count) |
f7554a2b NS |
4628 | q_vector->eitr = adapter->tx_eitr_param; |
4629 | else | |
4630 | q_vector->eitr = adapter->rx_eitr_param; | |
4ff7fb12 AD |
4631 | |
4632 | netif_napi_add(adapter->netdev, &q_vector->napi, | |
4633 | ixgbe_poll, 64); | |
4634 | adapter->q_vector[v_idx] = q_vector; | |
7a921c93 AD |
4635 | } |
4636 | ||
4637 | return 0; | |
4638 | ||
4639 | err_out: | |
4ff7fb12 AD |
4640 | while (v_idx) { |
4641 | v_idx--; | |
4642 | q_vector = adapter->q_vector[v_idx]; | |
7a921c93 | 4643 | netif_napi_del(&q_vector->napi); |
207867f5 | 4644 | free_cpumask_var(q_vector->affinity_mask); |
7a921c93 | 4645 | kfree(q_vector); |
4ff7fb12 | 4646 | adapter->q_vector[v_idx] = NULL; |
7a921c93 AD |
4647 | } |
4648 | return -ENOMEM; | |
4649 | } | |
4650 | ||
4651 | /** | |
4652 | * ixgbe_free_q_vectors - Free memory allocated for interrupt vectors | |
4653 | * @adapter: board private structure to initialize | |
4654 | * | |
4655 | * This function frees the memory allocated to the q_vectors. In addition if | |
4656 | * NAPI is enabled it will delete any references to the NAPI struct prior | |
4657 | * to freeing the q_vector. | |
4658 | **/ | |
4659 | static void ixgbe_free_q_vectors(struct ixgbe_adapter *adapter) | |
4660 | { | |
207867f5 | 4661 | int v_idx, num_q_vectors; |
7a921c93 | 4662 | |
91281fd3 | 4663 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) |
7a921c93 | 4664 | num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; |
91281fd3 | 4665 | else |
7a921c93 | 4666 | num_q_vectors = 1; |
7a921c93 | 4667 | |
207867f5 AD |
4668 | for (v_idx = 0; v_idx < num_q_vectors; v_idx++) { |
4669 | struct ixgbe_q_vector *q_vector = adapter->q_vector[v_idx]; | |
4670 | adapter->q_vector[v_idx] = NULL; | |
91281fd3 | 4671 | netif_napi_del(&q_vector->napi); |
207867f5 | 4672 | free_cpumask_var(q_vector->affinity_mask); |
7a921c93 AD |
4673 | kfree(q_vector); |
4674 | } | |
4675 | } | |
4676 | ||
7b25cdba | 4677 | static void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter) |
021230d4 AV |
4678 | { |
4679 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { | |
4680 | adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED; | |
4681 | pci_disable_msix(adapter->pdev); | |
4682 | kfree(adapter->msix_entries); | |
4683 | adapter->msix_entries = NULL; | |
4684 | } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) { | |
4685 | adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED; | |
4686 | pci_disable_msi(adapter->pdev); | |
4687 | } | |
021230d4 AV |
4688 | } |
4689 | ||
4690 | /** | |
4691 | * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme | |
4692 | * @adapter: board private structure to initialize | |
4693 | * | |
4694 | * We determine which interrupt scheme to use based on... | |
4695 | * - Kernel support (MSI, MSI-X) | |
4696 | * - which can be user-defined (via MODULE_PARAM) | |
4697 | * - Hardware queue count (num_*_queues) | |
4698 | * - defined by miscellaneous hardware support/features (RSS, etc.) | |
4699 | **/ | |
2f90b865 | 4700 | int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter) |
021230d4 AV |
4701 | { |
4702 | int err; | |
4703 | ||
4704 | /* Number of supported queues */ | |
847f53ff BH |
4705 | err = ixgbe_set_num_queues(adapter); |
4706 | if (err) | |
4707 | return err; | |
021230d4 | 4708 | |
021230d4 AV |
4709 | err = ixgbe_set_interrupt_capability(adapter); |
4710 | if (err) { | |
849c4542 | 4711 | e_dev_err("Unable to setup interrupt capabilities\n"); |
021230d4 | 4712 | goto err_set_interrupt; |
9a799d71 AK |
4713 | } |
4714 | ||
7a921c93 AD |
4715 | err = ixgbe_alloc_q_vectors(adapter); |
4716 | if (err) { | |
849c4542 | 4717 | e_dev_err("Unable to allocate memory for queue vectors\n"); |
7a921c93 AD |
4718 | goto err_alloc_q_vectors; |
4719 | } | |
4720 | ||
4721 | err = ixgbe_alloc_queues(adapter); | |
4722 | if (err) { | |
849c4542 | 4723 | e_dev_err("Unable to allocate memory for queues\n"); |
7a921c93 AD |
4724 | goto err_alloc_queues; |
4725 | } | |
4726 | ||
849c4542 | 4727 | e_dev_info("Multiqueue %s: Rx Queue count = %u, Tx Queue count = %u\n", |
396e799c ET |
4728 | (adapter->num_rx_queues > 1) ? "Enabled" : "Disabled", |
4729 | adapter->num_rx_queues, adapter->num_tx_queues); | |
021230d4 AV |
4730 | |
4731 | set_bit(__IXGBE_DOWN, &adapter->state); | |
4732 | ||
9a799d71 | 4733 | return 0; |
021230d4 | 4734 | |
7a921c93 AD |
4735 | err_alloc_queues: |
4736 | ixgbe_free_q_vectors(adapter); | |
4737 | err_alloc_q_vectors: | |
4738 | ixgbe_reset_interrupt_capability(adapter); | |
021230d4 | 4739 | err_set_interrupt: |
7a921c93 AD |
4740 | return err; |
4741 | } | |
4742 | ||
4743 | /** | |
4744 | * ixgbe_clear_interrupt_scheme - Clear the current interrupt scheme settings | |
4745 | * @adapter: board private structure to clear interrupt scheme on | |
4746 | * | |
4747 | * We go through and clear interrupt specific resources and reset the structure | |
4748 | * to pre-load conditions | |
4749 | **/ | |
4750 | void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter) | |
4751 | { | |
4a0b9ca0 PW |
4752 | int i; |
4753 | ||
4754 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
4755 | kfree(adapter->tx_ring[i]); | |
4756 | adapter->tx_ring[i] = NULL; | |
4757 | } | |
4758 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
1a51502b ED |
4759 | struct ixgbe_ring *ring = adapter->rx_ring[i]; |
4760 | ||
4761 | /* ixgbe_get_stats64() might access this ring, we must wait | |
4762 | * a grace period before freeing it. | |
4763 | */ | |
bcec8b65 | 4764 | kfree_rcu(ring, rcu); |
4a0b9ca0 PW |
4765 | adapter->rx_ring[i] = NULL; |
4766 | } | |
7a921c93 | 4767 | |
b8eb3a10 DS |
4768 | adapter->num_tx_queues = 0; |
4769 | adapter->num_rx_queues = 0; | |
4770 | ||
7a921c93 AD |
4771 | ixgbe_free_q_vectors(adapter); |
4772 | ixgbe_reset_interrupt_capability(adapter); | |
9a799d71 AK |
4773 | } |
4774 | ||
4775 | /** | |
4776 | * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter) | |
4777 | * @adapter: board private structure to initialize | |
4778 | * | |
4779 | * ixgbe_sw_init initializes the Adapter private data structure. | |
4780 | * Fields are initialized based on PCI device information and | |
4781 | * OS network device settings (MTU size). | |
4782 | **/ | |
4783 | static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter) | |
4784 | { | |
4785 | struct ixgbe_hw *hw = &adapter->hw; | |
4786 | struct pci_dev *pdev = adapter->pdev; | |
9a713e7c | 4787 | struct net_device *dev = adapter->netdev; |
021230d4 | 4788 | unsigned int rss; |
7a6b6f51 | 4789 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
4790 | int j; |
4791 | struct tc_configuration *tc; | |
4792 | #endif | |
16b61beb | 4793 | int max_frame = dev->mtu + ETH_HLEN + ETH_FCS_LEN; |
021230d4 | 4794 | |
c44ade9e JB |
4795 | /* PCI config space info */ |
4796 | ||
4797 | hw->vendor_id = pdev->vendor; | |
4798 | hw->device_id = pdev->device; | |
4799 | hw->revision_id = pdev->revision; | |
4800 | hw->subsystem_vendor_id = pdev->subsystem_vendor; | |
4801 | hw->subsystem_device_id = pdev->subsystem_device; | |
4802 | ||
021230d4 AV |
4803 | /* Set capability flags */ |
4804 | rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus()); | |
4805 | adapter->ring_feature[RING_F_RSS].indices = rss; | |
4806 | adapter->flags |= IXGBE_FLAG_RSS_ENABLED; | |
bd508178 AD |
4807 | switch (hw->mac.type) { |
4808 | case ixgbe_mac_82598EB: | |
bf069c97 DS |
4809 | if (hw->device_id == IXGBE_DEV_ID_82598AT) |
4810 | adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE; | |
e8e26350 | 4811 | adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598; |
bd508178 AD |
4812 | break; |
4813 | case ixgbe_mac_82599EB: | |
b93a2226 | 4814 | case ixgbe_mac_X540: |
e8e26350 | 4815 | adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82599; |
0c19d6af PWJ |
4816 | adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE; |
4817 | adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED; | |
119fc60a MC |
4818 | if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM) |
4819 | adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE; | |
45b9f509 AD |
4820 | /* Flow Director hash filters enabled */ |
4821 | adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
4822 | adapter->atr_sample_rate = 20; | |
c4cf55e5 | 4823 | adapter->ring_feature[RING_F_FDIR].indices = |
e8e9f696 | 4824 | IXGBE_MAX_FDIR_INDICES; |
c04f6ca8 | 4825 | adapter->fdir_pballoc = IXGBE_FDIR_PBALLOC_64K; |
eacd73f7 | 4826 | #ifdef IXGBE_FCOE |
0d551589 YZ |
4827 | adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE; |
4828 | adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED; | |
4829 | adapter->ring_feature[RING_F_FCOE].indices = 0; | |
61a0f421 | 4830 | #ifdef CONFIG_IXGBE_DCB |
6ee16520 | 4831 | /* Default traffic class to use for FCoE */ |
56075a98 | 4832 | adapter->fcoe.up = IXGBE_FCOE_DEFTC; |
61a0f421 | 4833 | #endif |
eacd73f7 | 4834 | #endif /* IXGBE_FCOE */ |
bd508178 AD |
4835 | break; |
4836 | default: | |
4837 | break; | |
f8212f97 | 4838 | } |
2f90b865 | 4839 | |
1fc5f038 AD |
4840 | /* n-tuple support exists, always init our spinlock */ |
4841 | spin_lock_init(&adapter->fdir_perfect_lock); | |
4842 | ||
7a6b6f51 | 4843 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
4844 | /* Configure DCB traffic classes */ |
4845 | for (j = 0; j < MAX_TRAFFIC_CLASS; j++) { | |
4846 | tc = &adapter->dcb_cfg.tc_config[j]; | |
4847 | tc->path[DCB_TX_CONFIG].bwg_id = 0; | |
4848 | tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1); | |
4849 | tc->path[DCB_RX_CONFIG].bwg_id = 0; | |
4850 | tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1); | |
4851 | tc->dcb_pfc = pfc_disabled; | |
4852 | } | |
4853 | adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100; | |
4854 | adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100; | |
264857b8 | 4855 | adapter->dcb_cfg.pfc_mode_enable = false; |
2f90b865 | 4856 | adapter->dcb_set_bitmap = 0x00; |
3032309b | 4857 | adapter->dcbx_cap = DCB_CAP_DCBX_HOST | DCB_CAP_DCBX_VER_CEE; |
2f90b865 | 4858 | ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg, |
e5b64635 | 4859 | MAX_TRAFFIC_CLASS); |
2f90b865 AD |
4860 | |
4861 | #endif | |
9a799d71 AK |
4862 | |
4863 | /* default flow control settings */ | |
cd7664f6 | 4864 | hw->fc.requested_mode = ixgbe_fc_full; |
71fd570b | 4865 | hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */ |
264857b8 PWJ |
4866 | #ifdef CONFIG_DCB |
4867 | adapter->last_lfc_mode = hw->fc.current_mode; | |
4868 | #endif | |
16b61beb JF |
4869 | hw->fc.high_water = FC_HIGH_WATER(max_frame); |
4870 | hw->fc.low_water = FC_LOW_WATER(max_frame); | |
2b9ade93 JB |
4871 | hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE; |
4872 | hw->fc.send_xon = true; | |
71fd570b | 4873 | hw->fc.disable_fc_autoneg = false; |
9a799d71 | 4874 | |
30efa5a3 | 4875 | /* enable itr by default in dynamic mode */ |
f7554a2b NS |
4876 | adapter->rx_itr_setting = 1; |
4877 | adapter->rx_eitr_param = 20000; | |
4878 | adapter->tx_itr_setting = 1; | |
4879 | adapter->tx_eitr_param = 10000; | |
30efa5a3 JB |
4880 | |
4881 | /* set defaults for eitr in MegaBytes */ | |
4882 | adapter->eitr_low = 10; | |
4883 | adapter->eitr_high = 20; | |
4884 | ||
4885 | /* set default ring sizes */ | |
4886 | adapter->tx_ring_count = IXGBE_DEFAULT_TXD; | |
4887 | adapter->rx_ring_count = IXGBE_DEFAULT_RXD; | |
4888 | ||
bd198058 | 4889 | /* set default work limits */ |
59224555 | 4890 | adapter->tx_work_limit = IXGBE_DEFAULT_TX_WORK; |
bd198058 | 4891 | |
9a799d71 | 4892 | /* initialize eeprom parameters */ |
c44ade9e | 4893 | if (ixgbe_init_eeprom_params_generic(hw)) { |
849c4542 | 4894 | e_dev_err("EEPROM initialization failed\n"); |
9a799d71 AK |
4895 | return -EIO; |
4896 | } | |
4897 | ||
021230d4 | 4898 | /* enable rx csum by default */ |
9a799d71 AK |
4899 | adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED; |
4900 | ||
1a6c14a2 JB |
4901 | /* get assigned NUMA node */ |
4902 | adapter->node = dev_to_node(&pdev->dev); | |
4903 | ||
9a799d71 AK |
4904 | set_bit(__IXGBE_DOWN, &adapter->state); |
4905 | ||
4906 | return 0; | |
4907 | } | |
4908 | ||
4909 | /** | |
4910 | * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors) | |
3a581073 | 4911 | * @tx_ring: tx descriptor ring (for a specific queue) to setup |
9a799d71 AK |
4912 | * |
4913 | * Return 0 on success, negative on failure | |
4914 | **/ | |
b6ec895e | 4915 | int ixgbe_setup_tx_resources(struct ixgbe_ring *tx_ring) |
9a799d71 | 4916 | { |
b6ec895e | 4917 | struct device *dev = tx_ring->dev; |
9a799d71 AK |
4918 | int size; |
4919 | ||
3a581073 | 4920 | size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count; |
89bf67f1 | 4921 | tx_ring->tx_buffer_info = vzalloc_node(size, tx_ring->numa_node); |
1a6c14a2 | 4922 | if (!tx_ring->tx_buffer_info) |
89bf67f1 | 4923 | tx_ring->tx_buffer_info = vzalloc(size); |
e01c31a5 JB |
4924 | if (!tx_ring->tx_buffer_info) |
4925 | goto err; | |
9a799d71 AK |
4926 | |
4927 | /* round up to nearest 4K */ | |
12207e49 | 4928 | tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc); |
3a581073 | 4929 | tx_ring->size = ALIGN(tx_ring->size, 4096); |
9a799d71 | 4930 | |
b6ec895e | 4931 | tx_ring->desc = dma_alloc_coherent(dev, tx_ring->size, |
1b507730 | 4932 | &tx_ring->dma, GFP_KERNEL); |
e01c31a5 JB |
4933 | if (!tx_ring->desc) |
4934 | goto err; | |
9a799d71 | 4935 | |
3a581073 JB |
4936 | tx_ring->next_to_use = 0; |
4937 | tx_ring->next_to_clean = 0; | |
9a799d71 | 4938 | return 0; |
e01c31a5 JB |
4939 | |
4940 | err: | |
4941 | vfree(tx_ring->tx_buffer_info); | |
4942 | tx_ring->tx_buffer_info = NULL; | |
b6ec895e | 4943 | dev_err(dev, "Unable to allocate memory for the Tx descriptor ring\n"); |
e01c31a5 | 4944 | return -ENOMEM; |
9a799d71 AK |
4945 | } |
4946 | ||
69888674 AD |
4947 | /** |
4948 | * ixgbe_setup_all_tx_resources - allocate all queues Tx resources | |
4949 | * @adapter: board private structure | |
4950 | * | |
4951 | * If this function returns with an error, then it's possible one or | |
4952 | * more of the rings is populated (while the rest are not). It is the | |
4953 | * callers duty to clean those orphaned rings. | |
4954 | * | |
4955 | * Return 0 on success, negative on failure | |
4956 | **/ | |
4957 | static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter) | |
4958 | { | |
4959 | int i, err = 0; | |
4960 | ||
4961 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
b6ec895e | 4962 | err = ixgbe_setup_tx_resources(adapter->tx_ring[i]); |
69888674 AD |
4963 | if (!err) |
4964 | continue; | |
396e799c | 4965 | e_err(probe, "Allocation for Tx Queue %u failed\n", i); |
69888674 AD |
4966 | break; |
4967 | } | |
4968 | ||
4969 | return err; | |
4970 | } | |
4971 | ||
9a799d71 AK |
4972 | /** |
4973 | * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors) | |
3a581073 | 4974 | * @rx_ring: rx descriptor ring (for a specific queue) to setup |
9a799d71 AK |
4975 | * |
4976 | * Returns 0 on success, negative on failure | |
4977 | **/ | |
b6ec895e | 4978 | int ixgbe_setup_rx_resources(struct ixgbe_ring *rx_ring) |
9a799d71 | 4979 | { |
b6ec895e | 4980 | struct device *dev = rx_ring->dev; |
021230d4 | 4981 | int size; |
9a799d71 | 4982 | |
3a581073 | 4983 | size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count; |
89bf67f1 | 4984 | rx_ring->rx_buffer_info = vzalloc_node(size, rx_ring->numa_node); |
1a6c14a2 | 4985 | if (!rx_ring->rx_buffer_info) |
89bf67f1 | 4986 | rx_ring->rx_buffer_info = vzalloc(size); |
b6ec895e AD |
4987 | if (!rx_ring->rx_buffer_info) |
4988 | goto err; | |
9a799d71 | 4989 | |
9a799d71 | 4990 | /* Round up to nearest 4K */ |
3a581073 JB |
4991 | rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc); |
4992 | rx_ring->size = ALIGN(rx_ring->size, 4096); | |
9a799d71 | 4993 | |
b6ec895e | 4994 | rx_ring->desc = dma_alloc_coherent(dev, rx_ring->size, |
1b507730 | 4995 | &rx_ring->dma, GFP_KERNEL); |
9a799d71 | 4996 | |
b6ec895e AD |
4997 | if (!rx_ring->desc) |
4998 | goto err; | |
9a799d71 | 4999 | |
3a581073 JB |
5000 | rx_ring->next_to_clean = 0; |
5001 | rx_ring->next_to_use = 0; | |
9a799d71 AK |
5002 | |
5003 | return 0; | |
b6ec895e AD |
5004 | err: |
5005 | vfree(rx_ring->rx_buffer_info); | |
5006 | rx_ring->rx_buffer_info = NULL; | |
5007 | dev_err(dev, "Unable to allocate memory for the Rx descriptor ring\n"); | |
177db6ff | 5008 | return -ENOMEM; |
9a799d71 AK |
5009 | } |
5010 | ||
69888674 AD |
5011 | /** |
5012 | * ixgbe_setup_all_rx_resources - allocate all queues Rx resources | |
5013 | * @adapter: board private structure | |
5014 | * | |
5015 | * If this function returns with an error, then it's possible one or | |
5016 | * more of the rings is populated (while the rest are not). It is the | |
5017 | * callers duty to clean those orphaned rings. | |
5018 | * | |
5019 | * Return 0 on success, negative on failure | |
5020 | **/ | |
69888674 AD |
5021 | static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter) |
5022 | { | |
5023 | int i, err = 0; | |
5024 | ||
5025 | for (i = 0; i < adapter->num_rx_queues; i++) { | |
b6ec895e | 5026 | err = ixgbe_setup_rx_resources(adapter->rx_ring[i]); |
69888674 AD |
5027 | if (!err) |
5028 | continue; | |
396e799c | 5029 | e_err(probe, "Allocation for Rx Queue %u failed\n", i); |
69888674 AD |
5030 | break; |
5031 | } | |
5032 | ||
5033 | return err; | |
5034 | } | |
5035 | ||
9a799d71 AK |
5036 | /** |
5037 | * ixgbe_free_tx_resources - Free Tx Resources per Queue | |
9a799d71 AK |
5038 | * @tx_ring: Tx descriptor ring for a specific queue |
5039 | * | |
5040 | * Free all transmit software resources | |
5041 | **/ | |
b6ec895e | 5042 | void ixgbe_free_tx_resources(struct ixgbe_ring *tx_ring) |
9a799d71 | 5043 | { |
b6ec895e | 5044 | ixgbe_clean_tx_ring(tx_ring); |
9a799d71 AK |
5045 | |
5046 | vfree(tx_ring->tx_buffer_info); | |
5047 | tx_ring->tx_buffer_info = NULL; | |
5048 | ||
b6ec895e AD |
5049 | /* if not set, then don't free */ |
5050 | if (!tx_ring->desc) | |
5051 | return; | |
5052 | ||
5053 | dma_free_coherent(tx_ring->dev, tx_ring->size, | |
5054 | tx_ring->desc, tx_ring->dma); | |
9a799d71 AK |
5055 | |
5056 | tx_ring->desc = NULL; | |
5057 | } | |
5058 | ||
5059 | /** | |
5060 | * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues | |
5061 | * @adapter: board private structure | |
5062 | * | |
5063 | * Free all transmit software resources | |
5064 | **/ | |
5065 | static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter) | |
5066 | { | |
5067 | int i; | |
5068 | ||
5069 | for (i = 0; i < adapter->num_tx_queues; i++) | |
4a0b9ca0 | 5070 | if (adapter->tx_ring[i]->desc) |
b6ec895e | 5071 | ixgbe_free_tx_resources(adapter->tx_ring[i]); |
9a799d71 AK |
5072 | } |
5073 | ||
5074 | /** | |
b4617240 | 5075 | * ixgbe_free_rx_resources - Free Rx Resources |
9a799d71 AK |
5076 | * @rx_ring: ring to clean the resources from |
5077 | * | |
5078 | * Free all receive software resources | |
5079 | **/ | |
b6ec895e | 5080 | void ixgbe_free_rx_resources(struct ixgbe_ring *rx_ring) |
9a799d71 | 5081 | { |
b6ec895e | 5082 | ixgbe_clean_rx_ring(rx_ring); |
9a799d71 AK |
5083 | |
5084 | vfree(rx_ring->rx_buffer_info); | |
5085 | rx_ring->rx_buffer_info = NULL; | |
5086 | ||
b6ec895e AD |
5087 | /* if not set, then don't free */ |
5088 | if (!rx_ring->desc) | |
5089 | return; | |
5090 | ||
5091 | dma_free_coherent(rx_ring->dev, rx_ring->size, | |
5092 | rx_ring->desc, rx_ring->dma); | |
9a799d71 AK |
5093 | |
5094 | rx_ring->desc = NULL; | |
5095 | } | |
5096 | ||
5097 | /** | |
5098 | * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues | |
5099 | * @adapter: board private structure | |
5100 | * | |
5101 | * Free all receive software resources | |
5102 | **/ | |
5103 | static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter) | |
5104 | { | |
5105 | int i; | |
5106 | ||
5107 | for (i = 0; i < adapter->num_rx_queues; i++) | |
4a0b9ca0 | 5108 | if (adapter->rx_ring[i]->desc) |
b6ec895e | 5109 | ixgbe_free_rx_resources(adapter->rx_ring[i]); |
9a799d71 AK |
5110 | } |
5111 | ||
9a799d71 AK |
5112 | /** |
5113 | * ixgbe_change_mtu - Change the Maximum Transfer Unit | |
5114 | * @netdev: network interface device structure | |
5115 | * @new_mtu: new value for maximum frame size | |
5116 | * | |
5117 | * Returns 0 on success, negative on failure | |
5118 | **/ | |
5119 | static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu) | |
5120 | { | |
5121 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
16b61beb | 5122 | struct ixgbe_hw *hw = &adapter->hw; |
9a799d71 AK |
5123 | int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN; |
5124 | ||
42c783c5 | 5125 | /* MTU < 68 is an error and causes problems on some kernels */ |
e9f98072 GR |
5126 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED && |
5127 | hw->mac.type != ixgbe_mac_X540) { | |
5128 | if ((new_mtu < 68) || (max_frame > MAXIMUM_ETHERNET_VLAN_SIZE)) | |
5129 | return -EINVAL; | |
5130 | } else { | |
5131 | if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE)) | |
5132 | return -EINVAL; | |
5133 | } | |
9a799d71 | 5134 | |
396e799c | 5135 | e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu); |
021230d4 | 5136 | /* must set new MTU before calling down or up */ |
9a799d71 AK |
5137 | netdev->mtu = new_mtu; |
5138 | ||
16b61beb JF |
5139 | hw->fc.high_water = FC_HIGH_WATER(max_frame); |
5140 | hw->fc.low_water = FC_LOW_WATER(max_frame); | |
5141 | ||
d4f80882 AV |
5142 | if (netif_running(netdev)) |
5143 | ixgbe_reinit_locked(adapter); | |
9a799d71 AK |
5144 | |
5145 | return 0; | |
5146 | } | |
5147 | ||
5148 | /** | |
5149 | * ixgbe_open - Called when a network interface is made active | |
5150 | * @netdev: network interface device structure | |
5151 | * | |
5152 | * Returns 0 on success, negative value on failure | |
5153 | * | |
5154 | * The open entry point is called when a network interface is made | |
5155 | * active by the system (IFF_UP). At this point all resources needed | |
5156 | * for transmit and receive operations are allocated, the interrupt | |
5157 | * handler is registered with the OS, the watchdog timer is started, | |
5158 | * and the stack is notified that the interface is ready. | |
5159 | **/ | |
5160 | static int ixgbe_open(struct net_device *netdev) | |
5161 | { | |
5162 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
5163 | int err; | |
4bebfaa5 AK |
5164 | |
5165 | /* disallow open during test */ | |
5166 | if (test_bit(__IXGBE_TESTING, &adapter->state)) | |
5167 | return -EBUSY; | |
9a799d71 | 5168 | |
54386467 JB |
5169 | netif_carrier_off(netdev); |
5170 | ||
9a799d71 AK |
5171 | /* allocate transmit descriptors */ |
5172 | err = ixgbe_setup_all_tx_resources(adapter); | |
5173 | if (err) | |
5174 | goto err_setup_tx; | |
5175 | ||
9a799d71 AK |
5176 | /* allocate receive descriptors */ |
5177 | err = ixgbe_setup_all_rx_resources(adapter); | |
5178 | if (err) | |
5179 | goto err_setup_rx; | |
5180 | ||
5181 | ixgbe_configure(adapter); | |
5182 | ||
021230d4 | 5183 | err = ixgbe_request_irq(adapter); |
9a799d71 AK |
5184 | if (err) |
5185 | goto err_req_irq; | |
5186 | ||
c7ccde0f | 5187 | ixgbe_up_complete(adapter); |
9a799d71 | 5188 | |
d55b53ff JK |
5189 | netif_tx_start_all_queues(netdev); |
5190 | ||
9a799d71 AK |
5191 | return 0; |
5192 | ||
9a799d71 | 5193 | err_req_irq: |
9a799d71 | 5194 | err_setup_rx: |
a20a1199 | 5195 | ixgbe_free_all_rx_resources(adapter); |
9a799d71 | 5196 | err_setup_tx: |
a20a1199 | 5197 | ixgbe_free_all_tx_resources(adapter); |
9a799d71 AK |
5198 | ixgbe_reset(adapter); |
5199 | ||
5200 | return err; | |
5201 | } | |
5202 | ||
5203 | /** | |
5204 | * ixgbe_close - Disables a network interface | |
5205 | * @netdev: network interface device structure | |
5206 | * | |
5207 | * Returns 0, this is not allowed to fail | |
5208 | * | |
5209 | * The close entry point is called when an interface is de-activated | |
5210 | * by the OS. The hardware is still under the drivers control, but | |
5211 | * needs to be disabled. A global MAC reset is issued to stop the | |
5212 | * hardware, and all transmit and receive resources are freed. | |
5213 | **/ | |
5214 | static int ixgbe_close(struct net_device *netdev) | |
5215 | { | |
5216 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
9a799d71 AK |
5217 | |
5218 | ixgbe_down(adapter); | |
5219 | ixgbe_free_irq(adapter); | |
5220 | ||
e4911d57 AD |
5221 | ixgbe_fdir_filter_exit(adapter); |
5222 | ||
9a799d71 AK |
5223 | ixgbe_free_all_tx_resources(adapter); |
5224 | ixgbe_free_all_rx_resources(adapter); | |
5225 | ||
5eba3699 | 5226 | ixgbe_release_hw_control(adapter); |
9a799d71 AK |
5227 | |
5228 | return 0; | |
5229 | } | |
5230 | ||
b3c8b4ba AD |
5231 | #ifdef CONFIG_PM |
5232 | static int ixgbe_resume(struct pci_dev *pdev) | |
5233 | { | |
c60fbb00 AD |
5234 | struct ixgbe_adapter *adapter = pci_get_drvdata(pdev); |
5235 | struct net_device *netdev = adapter->netdev; | |
b3c8b4ba AD |
5236 | u32 err; |
5237 | ||
5238 | pci_set_power_state(pdev, PCI_D0); | |
5239 | pci_restore_state(pdev); | |
656ab817 DS |
5240 | /* |
5241 | * pci_restore_state clears dev->state_saved so call | |
5242 | * pci_save_state to restore it. | |
5243 | */ | |
5244 | pci_save_state(pdev); | |
9ce77666 | 5245 | |
5246 | err = pci_enable_device_mem(pdev); | |
b3c8b4ba | 5247 | if (err) { |
849c4542 | 5248 | e_dev_err("Cannot enable PCI device from suspend\n"); |
b3c8b4ba AD |
5249 | return err; |
5250 | } | |
5251 | pci_set_master(pdev); | |
5252 | ||
dd4d8ca6 | 5253 | pci_wake_from_d3(pdev, false); |
b3c8b4ba AD |
5254 | |
5255 | err = ixgbe_init_interrupt_scheme(adapter); | |
5256 | if (err) { | |
849c4542 | 5257 | e_dev_err("Cannot initialize interrupts for device\n"); |
b3c8b4ba AD |
5258 | return err; |
5259 | } | |
5260 | ||
b3c8b4ba AD |
5261 | ixgbe_reset(adapter); |
5262 | ||
495dce12 WJP |
5263 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0); |
5264 | ||
b3c8b4ba | 5265 | if (netif_running(netdev)) { |
c60fbb00 | 5266 | err = ixgbe_open(netdev); |
b3c8b4ba AD |
5267 | if (err) |
5268 | return err; | |
5269 | } | |
5270 | ||
5271 | netif_device_attach(netdev); | |
5272 | ||
5273 | return 0; | |
5274 | } | |
b3c8b4ba | 5275 | #endif /* CONFIG_PM */ |
9d8d05ae RW |
5276 | |
5277 | static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake) | |
b3c8b4ba | 5278 | { |
c60fbb00 AD |
5279 | struct ixgbe_adapter *adapter = pci_get_drvdata(pdev); |
5280 | struct net_device *netdev = adapter->netdev; | |
e8e26350 PW |
5281 | struct ixgbe_hw *hw = &adapter->hw; |
5282 | u32 ctrl, fctrl; | |
5283 | u32 wufc = adapter->wol; | |
b3c8b4ba AD |
5284 | #ifdef CONFIG_PM |
5285 | int retval = 0; | |
5286 | #endif | |
5287 | ||
5288 | netif_device_detach(netdev); | |
5289 | ||
5290 | if (netif_running(netdev)) { | |
5291 | ixgbe_down(adapter); | |
5292 | ixgbe_free_irq(adapter); | |
5293 | ixgbe_free_all_tx_resources(adapter); | |
5294 | ixgbe_free_all_rx_resources(adapter); | |
5295 | } | |
b3c8b4ba | 5296 | |
5f5ae6fc | 5297 | ixgbe_clear_interrupt_scheme(adapter); |
d033d526 JF |
5298 | #ifdef CONFIG_DCB |
5299 | kfree(adapter->ixgbe_ieee_pfc); | |
5300 | kfree(adapter->ixgbe_ieee_ets); | |
5301 | #endif | |
5f5ae6fc | 5302 | |
b3c8b4ba AD |
5303 | #ifdef CONFIG_PM |
5304 | retval = pci_save_state(pdev); | |
5305 | if (retval) | |
5306 | return retval; | |
4df10466 | 5307 | |
b3c8b4ba | 5308 | #endif |
e8e26350 PW |
5309 | if (wufc) { |
5310 | ixgbe_set_rx_mode(netdev); | |
b3c8b4ba | 5311 | |
e8e26350 PW |
5312 | /* turn on all-multi mode if wake on multicast is enabled */ |
5313 | if (wufc & IXGBE_WUFC_MC) { | |
5314 | fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL); | |
5315 | fctrl |= IXGBE_FCTRL_MPE; | |
5316 | IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl); | |
5317 | } | |
5318 | ||
5319 | ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); | |
5320 | ctrl |= IXGBE_CTRL_GIO_DIS; | |
5321 | IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl); | |
5322 | ||
5323 | IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc); | |
5324 | } else { | |
5325 | IXGBE_WRITE_REG(hw, IXGBE_WUC, 0); | |
5326 | IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0); | |
5327 | } | |
5328 | ||
bd508178 AD |
5329 | switch (hw->mac.type) { |
5330 | case ixgbe_mac_82598EB: | |
dd4d8ca6 | 5331 | pci_wake_from_d3(pdev, false); |
bd508178 AD |
5332 | break; |
5333 | case ixgbe_mac_82599EB: | |
b93a2226 | 5334 | case ixgbe_mac_X540: |
bd508178 AD |
5335 | pci_wake_from_d3(pdev, !!wufc); |
5336 | break; | |
5337 | default: | |
5338 | break; | |
5339 | } | |
b3c8b4ba | 5340 | |
9d8d05ae RW |
5341 | *enable_wake = !!wufc; |
5342 | ||
b3c8b4ba AD |
5343 | ixgbe_release_hw_control(adapter); |
5344 | ||
5345 | pci_disable_device(pdev); | |
5346 | ||
9d8d05ae RW |
5347 | return 0; |
5348 | } | |
5349 | ||
5350 | #ifdef CONFIG_PM | |
5351 | static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state) | |
5352 | { | |
5353 | int retval; | |
5354 | bool wake; | |
5355 | ||
5356 | retval = __ixgbe_shutdown(pdev, &wake); | |
5357 | if (retval) | |
5358 | return retval; | |
5359 | ||
5360 | if (wake) { | |
5361 | pci_prepare_to_sleep(pdev); | |
5362 | } else { | |
5363 | pci_wake_from_d3(pdev, false); | |
5364 | pci_set_power_state(pdev, PCI_D3hot); | |
5365 | } | |
b3c8b4ba AD |
5366 | |
5367 | return 0; | |
5368 | } | |
9d8d05ae | 5369 | #endif /* CONFIG_PM */ |
b3c8b4ba AD |
5370 | |
5371 | static void ixgbe_shutdown(struct pci_dev *pdev) | |
5372 | { | |
9d8d05ae RW |
5373 | bool wake; |
5374 | ||
5375 | __ixgbe_shutdown(pdev, &wake); | |
5376 | ||
5377 | if (system_state == SYSTEM_POWER_OFF) { | |
5378 | pci_wake_from_d3(pdev, wake); | |
5379 | pci_set_power_state(pdev, PCI_D3hot); | |
5380 | } | |
b3c8b4ba AD |
5381 | } |
5382 | ||
9a799d71 AK |
5383 | /** |
5384 | * ixgbe_update_stats - Update the board statistics counters. | |
5385 | * @adapter: board private structure | |
5386 | **/ | |
5387 | void ixgbe_update_stats(struct ixgbe_adapter *adapter) | |
5388 | { | |
2d86f139 | 5389 | struct net_device *netdev = adapter->netdev; |
9a799d71 | 5390 | struct ixgbe_hw *hw = &adapter->hw; |
5b7da515 | 5391 | struct ixgbe_hw_stats *hwstats = &adapter->stats; |
6f11eef7 AV |
5392 | u64 total_mpc = 0; |
5393 | u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot; | |
5b7da515 AD |
5394 | u64 non_eop_descs = 0, restart_queue = 0, tx_busy = 0; |
5395 | u64 alloc_rx_page_failed = 0, alloc_rx_buff_failed = 0; | |
5396 | u64 bytes = 0, packets = 0; | |
9a799d71 | 5397 | |
d08935c2 DS |
5398 | if (test_bit(__IXGBE_DOWN, &adapter->state) || |
5399 | test_bit(__IXGBE_RESETTING, &adapter->state)) | |
5400 | return; | |
5401 | ||
94b982b2 | 5402 | if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) { |
f8212f97 | 5403 | u64 rsc_count = 0; |
94b982b2 | 5404 | u64 rsc_flush = 0; |
d51019a4 PW |
5405 | for (i = 0; i < 16; i++) |
5406 | adapter->hw_rx_no_dma_resources += | |
7ca647bd | 5407 | IXGBE_READ_REG(hw, IXGBE_QPRDC(i)); |
94b982b2 | 5408 | for (i = 0; i < adapter->num_rx_queues; i++) { |
5b7da515 AD |
5409 | rsc_count += adapter->rx_ring[i]->rx_stats.rsc_count; |
5410 | rsc_flush += adapter->rx_ring[i]->rx_stats.rsc_flush; | |
94b982b2 MC |
5411 | } |
5412 | adapter->rsc_total_count = rsc_count; | |
5413 | adapter->rsc_total_flush = rsc_flush; | |
d51019a4 PW |
5414 | } |
5415 | ||
5b7da515 AD |
5416 | for (i = 0; i < adapter->num_rx_queues; i++) { |
5417 | struct ixgbe_ring *rx_ring = adapter->rx_ring[i]; | |
5418 | non_eop_descs += rx_ring->rx_stats.non_eop_descs; | |
5419 | alloc_rx_page_failed += rx_ring->rx_stats.alloc_rx_page_failed; | |
5420 | alloc_rx_buff_failed += rx_ring->rx_stats.alloc_rx_buff_failed; | |
5421 | bytes += rx_ring->stats.bytes; | |
5422 | packets += rx_ring->stats.packets; | |
5423 | } | |
5424 | adapter->non_eop_descs = non_eop_descs; | |
5425 | adapter->alloc_rx_page_failed = alloc_rx_page_failed; | |
5426 | adapter->alloc_rx_buff_failed = alloc_rx_buff_failed; | |
5427 | netdev->stats.rx_bytes = bytes; | |
5428 | netdev->stats.rx_packets = packets; | |
5429 | ||
5430 | bytes = 0; | |
5431 | packets = 0; | |
7ca3bc58 | 5432 | /* gather some stats to the adapter struct that are per queue */ |
5b7da515 AD |
5433 | for (i = 0; i < adapter->num_tx_queues; i++) { |
5434 | struct ixgbe_ring *tx_ring = adapter->tx_ring[i]; | |
5435 | restart_queue += tx_ring->tx_stats.restart_queue; | |
5436 | tx_busy += tx_ring->tx_stats.tx_busy; | |
5437 | bytes += tx_ring->stats.bytes; | |
5438 | packets += tx_ring->stats.packets; | |
5439 | } | |
eb985f09 | 5440 | adapter->restart_queue = restart_queue; |
5b7da515 AD |
5441 | adapter->tx_busy = tx_busy; |
5442 | netdev->stats.tx_bytes = bytes; | |
5443 | netdev->stats.tx_packets = packets; | |
7ca3bc58 | 5444 | |
7ca647bd | 5445 | hwstats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS); |
6f11eef7 AV |
5446 | for (i = 0; i < 8; i++) { |
5447 | /* for packet buffers not used, the register should read 0 */ | |
5448 | mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i)); | |
5449 | missed_rx += mpc; | |
7ca647bd JP |
5450 | hwstats->mpc[i] += mpc; |
5451 | total_mpc += hwstats->mpc[i]; | |
e8e26350 | 5452 | if (hw->mac.type == ixgbe_mac_82598EB) |
7ca647bd JP |
5453 | hwstats->rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i)); |
5454 | hwstats->qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i)); | |
5455 | hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i)); | |
5456 | hwstats->qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i)); | |
5457 | hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i)); | |
bd508178 AD |
5458 | switch (hw->mac.type) { |
5459 | case ixgbe_mac_82598EB: | |
7ca647bd JP |
5460 | hwstats->pxonrxc[i] += |
5461 | IXGBE_READ_REG(hw, IXGBE_PXONRXC(i)); | |
bd508178 AD |
5462 | break; |
5463 | case ixgbe_mac_82599EB: | |
b93a2226 | 5464 | case ixgbe_mac_X540: |
bd508178 AD |
5465 | hwstats->pxonrxc[i] += |
5466 | IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i)); | |
bd508178 AD |
5467 | break; |
5468 | default: | |
5469 | break; | |
e8e26350 | 5470 | } |
7ca647bd JP |
5471 | hwstats->pxontxc[i] += IXGBE_READ_REG(hw, IXGBE_PXONTXC(i)); |
5472 | hwstats->pxofftxc[i] += IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i)); | |
6f11eef7 | 5473 | } |
7ca647bd | 5474 | hwstats->gprc += IXGBE_READ_REG(hw, IXGBE_GPRC); |
6f11eef7 | 5475 | /* work around hardware counting issue */ |
7ca647bd | 5476 | hwstats->gprc -= missed_rx; |
6f11eef7 | 5477 | |
c84d324c JF |
5478 | ixgbe_update_xoff_received(adapter); |
5479 | ||
6f11eef7 | 5480 | /* 82598 hardware only has a 32 bit counter in the high register */ |
bd508178 AD |
5481 | switch (hw->mac.type) { |
5482 | case ixgbe_mac_82598EB: | |
5483 | hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC); | |
bd508178 AD |
5484 | hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH); |
5485 | hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH); | |
5486 | hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORH); | |
5487 | break; | |
b93a2226 | 5488 | case ixgbe_mac_X540: |
58f6bcf9 ET |
5489 | /* OS2BMC stats are X540 only*/ |
5490 | hwstats->o2bgptc += IXGBE_READ_REG(hw, IXGBE_O2BGPTC); | |
5491 | hwstats->o2bspc += IXGBE_READ_REG(hw, IXGBE_O2BSPC); | |
5492 | hwstats->b2ospc += IXGBE_READ_REG(hw, IXGBE_B2OSPC); | |
5493 | hwstats->b2ogprc += IXGBE_READ_REG(hw, IXGBE_B2OGPRC); | |
5494 | case ixgbe_mac_82599EB: | |
7ca647bd | 5495 | hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL); |
bd508178 | 5496 | IXGBE_READ_REG(hw, IXGBE_GORCH); /* to clear */ |
7ca647bd | 5497 | hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL); |
bd508178 | 5498 | IXGBE_READ_REG(hw, IXGBE_GOTCH); /* to clear */ |
7ca647bd | 5499 | hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORL); |
bd508178 | 5500 | IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */ |
7ca647bd | 5501 | hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT); |
7ca647bd JP |
5502 | hwstats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH); |
5503 | hwstats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS); | |
6d45522c | 5504 | #ifdef IXGBE_FCOE |
7ca647bd JP |
5505 | hwstats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC); |
5506 | hwstats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC); | |
5507 | hwstats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC); | |
5508 | hwstats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC); | |
5509 | hwstats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC); | |
5510 | hwstats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC); | |
6d45522c | 5511 | #endif /* IXGBE_FCOE */ |
bd508178 AD |
5512 | break; |
5513 | default: | |
5514 | break; | |
e8e26350 | 5515 | } |
9a799d71 | 5516 | bprc = IXGBE_READ_REG(hw, IXGBE_BPRC); |
7ca647bd JP |
5517 | hwstats->bprc += bprc; |
5518 | hwstats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC); | |
e8e26350 | 5519 | if (hw->mac.type == ixgbe_mac_82598EB) |
7ca647bd JP |
5520 | hwstats->mprc -= bprc; |
5521 | hwstats->roc += IXGBE_READ_REG(hw, IXGBE_ROC); | |
5522 | hwstats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64); | |
5523 | hwstats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127); | |
5524 | hwstats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255); | |
5525 | hwstats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511); | |
5526 | hwstats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023); | |
5527 | hwstats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522); | |
5528 | hwstats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC); | |
6f11eef7 | 5529 | lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC); |
7ca647bd | 5530 | hwstats->lxontxc += lxon; |
6f11eef7 | 5531 | lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC); |
7ca647bd JP |
5532 | hwstats->lxofftxc += lxoff; |
5533 | hwstats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC); | |
5534 | hwstats->gptc += IXGBE_READ_REG(hw, IXGBE_GPTC); | |
5535 | hwstats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC); | |
6f11eef7 AV |
5536 | /* |
5537 | * 82598 errata - tx of flow control packets is included in tx counters | |
5538 | */ | |
5539 | xon_off_tot = lxon + lxoff; | |
7ca647bd JP |
5540 | hwstats->gptc -= xon_off_tot; |
5541 | hwstats->mptc -= xon_off_tot; | |
5542 | hwstats->gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN)); | |
5543 | hwstats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC); | |
5544 | hwstats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC); | |
5545 | hwstats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC); | |
5546 | hwstats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR); | |
5547 | hwstats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64); | |
5548 | hwstats->ptc64 -= xon_off_tot; | |
5549 | hwstats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127); | |
5550 | hwstats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255); | |
5551 | hwstats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511); | |
5552 | hwstats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023); | |
5553 | hwstats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522); | |
5554 | hwstats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC); | |
9a799d71 AK |
5555 | |
5556 | /* Fill out the OS statistics structure */ | |
7ca647bd | 5557 | netdev->stats.multicast = hwstats->mprc; |
9a799d71 AK |
5558 | |
5559 | /* Rx Errors */ | |
7ca647bd | 5560 | netdev->stats.rx_errors = hwstats->crcerrs + hwstats->rlec; |
2d86f139 | 5561 | netdev->stats.rx_dropped = 0; |
7ca647bd JP |
5562 | netdev->stats.rx_length_errors = hwstats->rlec; |
5563 | netdev->stats.rx_crc_errors = hwstats->crcerrs; | |
2d86f139 | 5564 | netdev->stats.rx_missed_errors = total_mpc; |
9a799d71 AK |
5565 | } |
5566 | ||
5567 | /** | |
d034acf1 AD |
5568 | * ixgbe_fdir_reinit_subtask - worker thread to reinit FDIR filter table |
5569 | * @adapter - pointer to the device adapter structure | |
9a799d71 | 5570 | **/ |
d034acf1 | 5571 | static void ixgbe_fdir_reinit_subtask(struct ixgbe_adapter *adapter) |
9a799d71 | 5572 | { |
cf8280ee | 5573 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a | 5574 | int i; |
cf8280ee | 5575 | |
d034acf1 AD |
5576 | if (!(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT)) |
5577 | return; | |
5578 | ||
5579 | adapter->flags2 &= ~IXGBE_FLAG2_FDIR_REQUIRES_REINIT; | |
22d5a71b | 5580 | |
d034acf1 | 5581 | /* if interface is down do nothing */ |
fe49f04a | 5582 | if (test_bit(__IXGBE_DOWN, &adapter->state)) |
d034acf1 AD |
5583 | return; |
5584 | ||
5585 | /* do nothing if we are not using signature filters */ | |
5586 | if (!(adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)) | |
5587 | return; | |
5588 | ||
5589 | adapter->fdir_overflow++; | |
5590 | ||
93c52dd0 AD |
5591 | if (ixgbe_reinit_fdir_tables_82599(hw) == 0) { |
5592 | for (i = 0; i < adapter->num_tx_queues; i++) | |
5593 | set_bit(__IXGBE_TX_FDIR_INIT_DONE, | |
f0f9778d | 5594 | &(adapter->tx_ring[i]->state)); |
d034acf1 AD |
5595 | /* re-enable flow director interrupts */ |
5596 | IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_FLOW_DIR); | |
93c52dd0 AD |
5597 | } else { |
5598 | e_err(probe, "failed to finish FDIR re-initialization, " | |
5599 | "ignored adding FDIR ATR filters\n"); | |
5600 | } | |
93c52dd0 AD |
5601 | } |
5602 | ||
5603 | /** | |
5604 | * ixgbe_check_hang_subtask - check for hung queues and dropped interrupts | |
5605 | * @adapter - pointer to the device adapter structure | |
5606 | * | |
5607 | * This function serves two purposes. First it strobes the interrupt lines | |
5608 | * in order to make certain interrupts are occuring. Secondly it sets the | |
5609 | * bits needed to check for TX hangs. As a result we should immediately | |
5610 | * determine if a hang has occured. | |
5611 | */ | |
5612 | static void ixgbe_check_hang_subtask(struct ixgbe_adapter *adapter) | |
9a799d71 | 5613 | { |
cf8280ee | 5614 | struct ixgbe_hw *hw = &adapter->hw; |
fe49f04a AD |
5615 | u64 eics = 0; |
5616 | int i; | |
cf8280ee | 5617 | |
93c52dd0 AD |
5618 | /* If we're down or resetting, just bail */ |
5619 | if (test_bit(__IXGBE_DOWN, &adapter->state) || | |
5620 | test_bit(__IXGBE_RESETTING, &adapter->state)) | |
5621 | return; | |
22d5a71b | 5622 | |
93c52dd0 AD |
5623 | /* Force detection of hung controller */ |
5624 | if (netif_carrier_ok(adapter->netdev)) { | |
5625 | for (i = 0; i < adapter->num_tx_queues; i++) | |
5626 | set_check_for_tx_hang(adapter->tx_ring[i]); | |
5627 | } | |
22d5a71b | 5628 | |
fe49f04a AD |
5629 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) { |
5630 | /* | |
5631 | * for legacy and MSI interrupts don't set any bits | |
5632 | * that are enabled for EIAM, because this operation | |
5633 | * would set *both* EIMS and EICS for any bit in EIAM | |
5634 | */ | |
5635 | IXGBE_WRITE_REG(hw, IXGBE_EICS, | |
5636 | (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER)); | |
93c52dd0 AD |
5637 | } else { |
5638 | /* get one bit for every active tx/rx interrupt vector */ | |
5639 | for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) { | |
5640 | struct ixgbe_q_vector *qv = adapter->q_vector[i]; | |
efe3d3c8 | 5641 | if (qv->rx.ring || qv->tx.ring) |
93c52dd0 AD |
5642 | eics |= ((u64)1 << i); |
5643 | } | |
cf8280ee | 5644 | } |
9a799d71 | 5645 | |
93c52dd0 | 5646 | /* Cause software interrupt to ensure rings are cleaned */ |
fe49f04a AD |
5647 | ixgbe_irq_rearm_queues(adapter, eics); |
5648 | ||
cf8280ee JB |
5649 | } |
5650 | ||
e8e26350 | 5651 | /** |
93c52dd0 AD |
5652 | * ixgbe_watchdog_update_link - update the link status |
5653 | * @adapter - pointer to the device adapter structure | |
5654 | * @link_speed - pointer to a u32 to store the link_speed | |
e8e26350 | 5655 | **/ |
93c52dd0 | 5656 | static void ixgbe_watchdog_update_link(struct ixgbe_adapter *adapter) |
e8e26350 | 5657 | { |
e8e26350 | 5658 | struct ixgbe_hw *hw = &adapter->hw; |
93c52dd0 AD |
5659 | u32 link_speed = adapter->link_speed; |
5660 | bool link_up = adapter->link_up; | |
c4cf55e5 | 5661 | int i; |
e8e26350 | 5662 | |
93c52dd0 AD |
5663 | if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)) |
5664 | return; | |
5665 | ||
5666 | if (hw->mac.ops.check_link) { | |
5667 | hw->mac.ops.check_link(hw, &link_speed, &link_up, false); | |
c4cf55e5 | 5668 | } else { |
93c52dd0 AD |
5669 | /* always assume link is up, if no check link function */ |
5670 | link_speed = IXGBE_LINK_SPEED_10GB_FULL; | |
5671 | link_up = true; | |
c4cf55e5 | 5672 | } |
93c52dd0 AD |
5673 | if (link_up) { |
5674 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) { | |
5675 | for (i = 0; i < MAX_TRAFFIC_CLASS; i++) | |
5676 | hw->mac.ops.fc_enable(hw, i); | |
5677 | } else { | |
5678 | hw->mac.ops.fc_enable(hw, 0); | |
5679 | } | |
5680 | } | |
5681 | ||
5682 | if (link_up || | |
5683 | time_after(jiffies, (adapter->link_check_timeout + | |
5684 | IXGBE_TRY_LINK_TIMEOUT))) { | |
5685 | adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE; | |
5686 | IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC); | |
5687 | IXGBE_WRITE_FLUSH(hw); | |
5688 | } | |
5689 | ||
5690 | adapter->link_up = link_up; | |
5691 | adapter->link_speed = link_speed; | |
e8e26350 PW |
5692 | } |
5693 | ||
5694 | /** | |
93c52dd0 AD |
5695 | * ixgbe_watchdog_link_is_up - update netif_carrier status and |
5696 | * print link up message | |
5697 | * @adapter - pointer to the device adapter structure | |
e8e26350 | 5698 | **/ |
93c52dd0 | 5699 | static void ixgbe_watchdog_link_is_up(struct ixgbe_adapter *adapter) |
e8e26350 | 5700 | { |
93c52dd0 | 5701 | struct net_device *netdev = adapter->netdev; |
e8e26350 | 5702 | struct ixgbe_hw *hw = &adapter->hw; |
93c52dd0 AD |
5703 | u32 link_speed = adapter->link_speed; |
5704 | bool flow_rx, flow_tx; | |
e8e26350 | 5705 | |
93c52dd0 AD |
5706 | /* only continue if link was previously down */ |
5707 | if (netif_carrier_ok(netdev)) | |
a985b6c3 | 5708 | return; |
63d6e1d8 | 5709 | |
93c52dd0 | 5710 | adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP; |
63d6e1d8 | 5711 | |
93c52dd0 AD |
5712 | switch (hw->mac.type) { |
5713 | case ixgbe_mac_82598EB: { | |
5714 | u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL); | |
5715 | u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS); | |
5716 | flow_rx = !!(frctl & IXGBE_FCTRL_RFCE); | |
5717 | flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X); | |
5718 | } | |
5719 | break; | |
5720 | case ixgbe_mac_X540: | |
5721 | case ixgbe_mac_82599EB: { | |
5722 | u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN); | |
5723 | u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG); | |
5724 | flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE); | |
5725 | flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X); | |
5726 | } | |
5727 | break; | |
5728 | default: | |
5729 | flow_tx = false; | |
5730 | flow_rx = false; | |
5731 | break; | |
e8e26350 | 5732 | } |
93c52dd0 AD |
5733 | e_info(drv, "NIC Link is Up %s, Flow Control: %s\n", |
5734 | (link_speed == IXGBE_LINK_SPEED_10GB_FULL ? | |
5735 | "10 Gbps" : | |
5736 | (link_speed == IXGBE_LINK_SPEED_1GB_FULL ? | |
5737 | "1 Gbps" : | |
5738 | (link_speed == IXGBE_LINK_SPEED_100_FULL ? | |
5739 | "100 Mbps" : | |
5740 | "unknown speed"))), | |
5741 | ((flow_rx && flow_tx) ? "RX/TX" : | |
5742 | (flow_rx ? "RX" : | |
5743 | (flow_tx ? "TX" : "None")))); | |
e8e26350 | 5744 | |
93c52dd0 | 5745 | netif_carrier_on(netdev); |
93c52dd0 | 5746 | ixgbe_check_vf_rate_limit(adapter); |
e8e26350 PW |
5747 | } |
5748 | ||
c4cf55e5 | 5749 | /** |
93c52dd0 AD |
5750 | * ixgbe_watchdog_link_is_down - update netif_carrier status and |
5751 | * print link down message | |
5752 | * @adapter - pointer to the adapter structure | |
c4cf55e5 | 5753 | **/ |
93c52dd0 | 5754 | static void ixgbe_watchdog_link_is_down(struct ixgbe_adapter* adapter) |
c4cf55e5 | 5755 | { |
cf8280ee | 5756 | struct net_device *netdev = adapter->netdev; |
c4cf55e5 | 5757 | struct ixgbe_hw *hw = &adapter->hw; |
10eec955 | 5758 | |
93c52dd0 AD |
5759 | adapter->link_up = false; |
5760 | adapter->link_speed = 0; | |
cf8280ee | 5761 | |
93c52dd0 AD |
5762 | /* only continue if link was up previously */ |
5763 | if (!netif_carrier_ok(netdev)) | |
5764 | return; | |
264857b8 | 5765 | |
93c52dd0 AD |
5766 | /* poll for SFP+ cable when link is down */ |
5767 | if (ixgbe_is_sfp(hw) && hw->mac.type == ixgbe_mac_82598EB) | |
5768 | adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP; | |
9a799d71 | 5769 | |
93c52dd0 AD |
5770 | e_info(drv, "NIC Link is Down\n"); |
5771 | netif_carrier_off(netdev); | |
5772 | } | |
e8e26350 | 5773 | |
93c52dd0 AD |
5774 | /** |
5775 | * ixgbe_watchdog_flush_tx - flush queues on link down | |
5776 | * @adapter - pointer to the device adapter structure | |
5777 | **/ | |
5778 | static void ixgbe_watchdog_flush_tx(struct ixgbe_adapter *adapter) | |
5779 | { | |
c4cf55e5 | 5780 | int i; |
93c52dd0 | 5781 | int some_tx_pending = 0; |
c4cf55e5 | 5782 | |
93c52dd0 | 5783 | if (!netif_carrier_ok(adapter->netdev)) { |
bc59fcda | 5784 | for (i = 0; i < adapter->num_tx_queues; i++) { |
93c52dd0 | 5785 | struct ixgbe_ring *tx_ring = adapter->tx_ring[i]; |
bc59fcda NS |
5786 | if (tx_ring->next_to_use != tx_ring->next_to_clean) { |
5787 | some_tx_pending = 1; | |
5788 | break; | |
5789 | } | |
5790 | } | |
5791 | ||
5792 | if (some_tx_pending) { | |
5793 | /* We've lost link, so the controller stops DMA, | |
5794 | * but we've got queued Tx work that's never going | |
5795 | * to get done, so reset controller to flush Tx. | |
5796 | * (Do the reset outside of interrupt context). | |
5797 | */ | |
c83c6cbd | 5798 | adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED; |
bc59fcda | 5799 | } |
c4cf55e5 | 5800 | } |
c4cf55e5 PWJ |
5801 | } |
5802 | ||
a985b6c3 GR |
5803 | static void ixgbe_spoof_check(struct ixgbe_adapter *adapter) |
5804 | { | |
5805 | u32 ssvpc; | |
5806 | ||
5807 | /* Do not perform spoof check for 82598 */ | |
5808 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) | |
5809 | return; | |
5810 | ||
5811 | ssvpc = IXGBE_READ_REG(&adapter->hw, IXGBE_SSVPC); | |
5812 | ||
5813 | /* | |
5814 | * ssvpc register is cleared on read, if zero then no | |
5815 | * spoofed packets in the last interval. | |
5816 | */ | |
5817 | if (!ssvpc) | |
5818 | return; | |
5819 | ||
5820 | e_warn(drv, "%d Spoofed packets detected\n", ssvpc); | |
5821 | } | |
5822 | ||
93c52dd0 AD |
5823 | /** |
5824 | * ixgbe_watchdog_subtask - check and bring link up | |
5825 | * @adapter - pointer to the device adapter structure | |
5826 | **/ | |
5827 | static void ixgbe_watchdog_subtask(struct ixgbe_adapter *adapter) | |
5828 | { | |
5829 | /* if interface is down do nothing */ | |
5830 | if (test_bit(__IXGBE_DOWN, &adapter->state)) | |
5831 | return; | |
5832 | ||
5833 | ixgbe_watchdog_update_link(adapter); | |
5834 | ||
5835 | if (adapter->link_up) | |
5836 | ixgbe_watchdog_link_is_up(adapter); | |
5837 | else | |
5838 | ixgbe_watchdog_link_is_down(adapter); | |
bc59fcda | 5839 | |
a985b6c3 | 5840 | ixgbe_spoof_check(adapter); |
9a799d71 | 5841 | ixgbe_update_stats(adapter); |
93c52dd0 AD |
5842 | |
5843 | ixgbe_watchdog_flush_tx(adapter); | |
9a799d71 | 5844 | } |
10eec955 | 5845 | |
cf8280ee | 5846 | /** |
7086400d AD |
5847 | * ixgbe_sfp_detection_subtask - poll for SFP+ cable |
5848 | * @adapter - the ixgbe adapter structure | |
cf8280ee | 5849 | **/ |
7086400d | 5850 | static void ixgbe_sfp_detection_subtask(struct ixgbe_adapter *adapter) |
cf8280ee | 5851 | { |
cf8280ee | 5852 | struct ixgbe_hw *hw = &adapter->hw; |
7086400d | 5853 | s32 err; |
cf8280ee | 5854 | |
7086400d AD |
5855 | /* not searching for SFP so there is nothing to do here */ |
5856 | if (!(adapter->flags2 & IXGBE_FLAG2_SEARCH_FOR_SFP) && | |
5857 | !(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET)) | |
5858 | return; | |
10eec955 | 5859 | |
7086400d AD |
5860 | /* someone else is in init, wait until next service event */ |
5861 | if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state)) | |
5862 | return; | |
cf8280ee | 5863 | |
7086400d AD |
5864 | err = hw->phy.ops.identify_sfp(hw); |
5865 | if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) | |
5866 | goto sfp_out; | |
264857b8 | 5867 | |
7086400d AD |
5868 | if (err == IXGBE_ERR_SFP_NOT_PRESENT) { |
5869 | /* If no cable is present, then we need to reset | |
5870 | * the next time we find a good cable. */ | |
5871 | adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET; | |
cf8280ee | 5872 | } |
9a799d71 | 5873 | |
7086400d AD |
5874 | /* exit on error */ |
5875 | if (err) | |
5876 | goto sfp_out; | |
e8e26350 | 5877 | |
7086400d AD |
5878 | /* exit if reset not needed */ |
5879 | if (!(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET)) | |
5880 | goto sfp_out; | |
9a799d71 | 5881 | |
7086400d | 5882 | adapter->flags2 &= ~IXGBE_FLAG2_SFP_NEEDS_RESET; |
bc59fcda | 5883 | |
7086400d AD |
5884 | /* |
5885 | * A module may be identified correctly, but the EEPROM may not have | |
5886 | * support for that module. setup_sfp() will fail in that case, so | |
5887 | * we should not allow that module to load. | |
5888 | */ | |
5889 | if (hw->mac.type == ixgbe_mac_82598EB) | |
5890 | err = hw->phy.ops.reset(hw); | |
5891 | else | |
5892 | err = hw->mac.ops.setup_sfp(hw); | |
5893 | ||
5894 | if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) | |
5895 | goto sfp_out; | |
5896 | ||
5897 | adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG; | |
5898 | e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type); | |
5899 | ||
5900 | sfp_out: | |
5901 | clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state); | |
5902 | ||
5903 | if ((err == IXGBE_ERR_SFP_NOT_SUPPORTED) && | |
5904 | (adapter->netdev->reg_state == NETREG_REGISTERED)) { | |
5905 | e_dev_err("failed to initialize because an unsupported " | |
5906 | "SFP+ module type was detected.\n"); | |
5907 | e_dev_err("Reload the driver after installing a " | |
5908 | "supported module.\n"); | |
5909 | unregister_netdev(adapter->netdev); | |
bc59fcda | 5910 | } |
7086400d | 5911 | } |
bc59fcda | 5912 | |
7086400d AD |
5913 | /** |
5914 | * ixgbe_sfp_link_config_subtask - set up link SFP after module install | |
5915 | * @adapter - the ixgbe adapter structure | |
5916 | **/ | |
5917 | static void ixgbe_sfp_link_config_subtask(struct ixgbe_adapter *adapter) | |
5918 | { | |
5919 | struct ixgbe_hw *hw = &adapter->hw; | |
5920 | u32 autoneg; | |
5921 | bool negotiation; | |
5922 | ||
5923 | if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_CONFIG)) | |
5924 | return; | |
5925 | ||
5926 | /* someone else is in init, wait until next service event */ | |
5927 | if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state)) | |
5928 | return; | |
5929 | ||
5930 | adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG; | |
5931 | ||
5932 | autoneg = hw->phy.autoneg_advertised; | |
5933 | if ((!autoneg) && (hw->mac.ops.get_link_capabilities)) | |
5934 | hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation); | |
5935 | hw->mac.autotry_restart = false; | |
5936 | if (hw->mac.ops.setup_link) | |
5937 | hw->mac.ops.setup_link(hw, autoneg, negotiation, true); | |
5938 | ||
5939 | adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE; | |
5940 | adapter->link_check_timeout = jiffies; | |
5941 | clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state); | |
5942 | } | |
5943 | ||
5944 | /** | |
5945 | * ixgbe_service_timer - Timer Call-back | |
5946 | * @data: pointer to adapter cast into an unsigned long | |
5947 | **/ | |
5948 | static void ixgbe_service_timer(unsigned long data) | |
5949 | { | |
5950 | struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data; | |
5951 | unsigned long next_event_offset; | |
5952 | ||
5953 | /* poll faster when waiting for link */ | |
5954 | if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) | |
5955 | next_event_offset = HZ / 10; | |
5956 | else | |
5957 | next_event_offset = HZ * 2; | |
5958 | ||
5959 | /* Reset the timer */ | |
5960 | mod_timer(&adapter->service_timer, next_event_offset + jiffies); | |
5961 | ||
5962 | ixgbe_service_event_schedule(adapter); | |
5963 | } | |
5964 | ||
c83c6cbd AD |
5965 | static void ixgbe_reset_subtask(struct ixgbe_adapter *adapter) |
5966 | { | |
5967 | if (!(adapter->flags2 & IXGBE_FLAG2_RESET_REQUESTED)) | |
5968 | return; | |
5969 | ||
5970 | adapter->flags2 &= ~IXGBE_FLAG2_RESET_REQUESTED; | |
5971 | ||
5972 | /* If we're already down or resetting, just bail */ | |
5973 | if (test_bit(__IXGBE_DOWN, &adapter->state) || | |
5974 | test_bit(__IXGBE_RESETTING, &adapter->state)) | |
5975 | return; | |
5976 | ||
5977 | ixgbe_dump(adapter); | |
5978 | netdev_err(adapter->netdev, "Reset adapter\n"); | |
5979 | adapter->tx_timeout_count++; | |
5980 | ||
5981 | ixgbe_reinit_locked(adapter); | |
5982 | } | |
5983 | ||
7086400d AD |
5984 | /** |
5985 | * ixgbe_service_task - manages and runs subtasks | |
5986 | * @work: pointer to work_struct containing our data | |
5987 | **/ | |
5988 | static void ixgbe_service_task(struct work_struct *work) | |
5989 | { | |
5990 | struct ixgbe_adapter *adapter = container_of(work, | |
5991 | struct ixgbe_adapter, | |
5992 | service_task); | |
5993 | ||
c83c6cbd | 5994 | ixgbe_reset_subtask(adapter); |
7086400d AD |
5995 | ixgbe_sfp_detection_subtask(adapter); |
5996 | ixgbe_sfp_link_config_subtask(adapter); | |
f0f9778d | 5997 | ixgbe_check_overtemp_subtask(adapter); |
93c52dd0 | 5998 | ixgbe_watchdog_subtask(adapter); |
d034acf1 | 5999 | ixgbe_fdir_reinit_subtask(adapter); |
93c52dd0 | 6000 | ixgbe_check_hang_subtask(adapter); |
7086400d AD |
6001 | |
6002 | ixgbe_service_event_complete(adapter); | |
9a799d71 AK |
6003 | } |
6004 | ||
897ab156 AD |
6005 | void ixgbe_tx_ctxtdesc(struct ixgbe_ring *tx_ring, u32 vlan_macip_lens, |
6006 | u32 fcoe_sof_eof, u32 type_tucmd, u32 mss_l4len_idx) | |
9a799d71 AK |
6007 | { |
6008 | struct ixgbe_adv_tx_context_desc *context_desc; | |
897ab156 | 6009 | u16 i = tx_ring->next_to_use; |
9a799d71 | 6010 | |
897ab156 | 6011 | context_desc = IXGBE_TX_CTXTDESC_ADV(tx_ring, i); |
9a799d71 | 6012 | |
897ab156 AD |
6013 | i++; |
6014 | tx_ring->next_to_use = (i < tx_ring->count) ? i : 0; | |
9a799d71 | 6015 | |
897ab156 AD |
6016 | /* set bits to identify this as an advanced context descriptor */ |
6017 | type_tucmd |= IXGBE_TXD_CMD_DEXT | IXGBE_ADVTXD_DTYP_CTXT; | |
9a799d71 | 6018 | |
897ab156 AD |
6019 | context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens); |
6020 | context_desc->seqnum_seed = cpu_to_le32(fcoe_sof_eof); | |
6021 | context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd); | |
6022 | context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx); | |
6023 | } | |
9a799d71 | 6024 | |
897ab156 AD |
6025 | static int ixgbe_tso(struct ixgbe_ring *tx_ring, struct sk_buff *skb, |
6026 | u32 tx_flags, __be16 protocol, u8 *hdr_len) | |
6027 | { | |
6028 | int err; | |
6029 | u32 vlan_macip_lens, type_tucmd; | |
6030 | u32 mss_l4len_idx, l4len; | |
9a799d71 | 6031 | |
897ab156 AD |
6032 | if (!skb_is_gso(skb)) |
6033 | return 0; | |
9a799d71 | 6034 | |
897ab156 AD |
6035 | if (skb_header_cloned(skb)) { |
6036 | err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC); | |
6037 | if (err) | |
6038 | return err; | |
9a799d71 | 6039 | } |
9a799d71 | 6040 | |
897ab156 AD |
6041 | /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */ |
6042 | type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP; | |
6043 | ||
6044 | if (protocol == __constant_htons(ETH_P_IP)) { | |
6045 | struct iphdr *iph = ip_hdr(skb); | |
6046 | iph->tot_len = 0; | |
6047 | iph->check = 0; | |
6048 | tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr, | |
6049 | iph->daddr, 0, | |
6050 | IPPROTO_TCP, | |
6051 | 0); | |
6052 | type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4; | |
6053 | } else if (skb_is_gso_v6(skb)) { | |
6054 | ipv6_hdr(skb)->payload_len = 0; | |
6055 | tcp_hdr(skb)->check = | |
6056 | ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr, | |
6057 | &ipv6_hdr(skb)->daddr, | |
6058 | 0, IPPROTO_TCP, 0); | |
6059 | } | |
6060 | ||
6061 | l4len = tcp_hdrlen(skb); | |
6062 | *hdr_len = skb_transport_offset(skb) + l4len; | |
6063 | ||
6064 | /* mss_l4len_id: use 1 as index for TSO */ | |
6065 | mss_l4len_idx = l4len << IXGBE_ADVTXD_L4LEN_SHIFT; | |
6066 | mss_l4len_idx |= skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT; | |
6067 | mss_l4len_idx |= 1 << IXGBE_ADVTXD_IDX_SHIFT; | |
6068 | ||
6069 | /* vlan_macip_lens: HEADLEN, MACLEN, VLAN tag */ | |
6070 | vlan_macip_lens = skb_network_header_len(skb); | |
6071 | vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT; | |
6072 | vlan_macip_lens |= tx_flags & IXGBE_TX_FLAGS_VLAN_MASK; | |
6073 | ||
6074 | ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0, type_tucmd, | |
6075 | mss_l4len_idx); | |
6076 | ||
6077 | return 1; | |
6078 | } | |
6079 | ||
6080 | static bool ixgbe_tx_csum(struct ixgbe_ring *tx_ring, | |
6081 | struct sk_buff *skb, u32 tx_flags, | |
6082 | __be16 protocol) | |
7ca647bd | 6083 | { |
897ab156 AD |
6084 | u32 vlan_macip_lens = 0; |
6085 | u32 mss_l4len_idx = 0; | |
6086 | u32 type_tucmd = 0; | |
7ca647bd | 6087 | |
897ab156 | 6088 | if (skb->ip_summed != CHECKSUM_PARTIAL) { |
7f9643fd AD |
6089 | if (!(tx_flags & IXGBE_TX_FLAGS_HW_VLAN) && |
6090 | !(tx_flags & IXGBE_TX_FLAGS_TXSW)) | |
897ab156 AD |
6091 | return false; |
6092 | } else { | |
6093 | u8 l4_hdr = 0; | |
6094 | switch (protocol) { | |
6095 | case __constant_htons(ETH_P_IP): | |
6096 | vlan_macip_lens |= skb_network_header_len(skb); | |
6097 | type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4; | |
6098 | l4_hdr = ip_hdr(skb)->protocol; | |
7ca647bd | 6099 | break; |
897ab156 AD |
6100 | case __constant_htons(ETH_P_IPV6): |
6101 | vlan_macip_lens |= skb_network_header_len(skb); | |
6102 | l4_hdr = ipv6_hdr(skb)->nexthdr; | |
6103 | break; | |
6104 | default: | |
6105 | if (unlikely(net_ratelimit())) { | |
6106 | dev_warn(tx_ring->dev, | |
6107 | "partial checksum but proto=%x!\n", | |
6108 | skb->protocol); | |
6109 | } | |
7ca647bd JP |
6110 | break; |
6111 | } | |
897ab156 AD |
6112 | |
6113 | switch (l4_hdr) { | |
7ca647bd | 6114 | case IPPROTO_TCP: |
897ab156 AD |
6115 | type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_TCP; |
6116 | mss_l4len_idx = tcp_hdrlen(skb) << | |
6117 | IXGBE_ADVTXD_L4LEN_SHIFT; | |
7ca647bd JP |
6118 | break; |
6119 | case IPPROTO_SCTP: | |
897ab156 AD |
6120 | type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_SCTP; |
6121 | mss_l4len_idx = sizeof(struct sctphdr) << | |
6122 | IXGBE_ADVTXD_L4LEN_SHIFT; | |
6123 | break; | |
6124 | case IPPROTO_UDP: | |
6125 | mss_l4len_idx = sizeof(struct udphdr) << | |
6126 | IXGBE_ADVTXD_L4LEN_SHIFT; | |
6127 | break; | |
6128 | default: | |
6129 | if (unlikely(net_ratelimit())) { | |
6130 | dev_warn(tx_ring->dev, | |
6131 | "partial checksum but l4 proto=%x!\n", | |
6132 | skb->protocol); | |
6133 | } | |
7ca647bd JP |
6134 | break; |
6135 | } | |
7ca647bd JP |
6136 | } |
6137 | ||
897ab156 AD |
6138 | vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT; |
6139 | vlan_macip_lens |= tx_flags & IXGBE_TX_FLAGS_VLAN_MASK; | |
9a799d71 | 6140 | |
897ab156 AD |
6141 | ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0, |
6142 | type_tucmd, mss_l4len_idx); | |
9a799d71 | 6143 | |
897ab156 | 6144 | return (skb->ip_summed == CHECKSUM_PARTIAL); |
9a799d71 AK |
6145 | } |
6146 | ||
d3d00239 | 6147 | static __le32 ixgbe_tx_cmd_type(u32 tx_flags) |
9a799d71 | 6148 | { |
d3d00239 AD |
6149 | /* set type for advanced descriptor with frame checksum insertion */ |
6150 | __le32 cmd_type = cpu_to_le32(IXGBE_ADVTXD_DTYP_DATA | | |
6151 | IXGBE_ADVTXD_DCMD_IFCS | | |
6152 | IXGBE_ADVTXD_DCMD_DEXT); | |
9a799d71 | 6153 | |
d3d00239 | 6154 | /* set HW vlan bit if vlan is present */ |
66f32a8b | 6155 | if (tx_flags & IXGBE_TX_FLAGS_HW_VLAN) |
d3d00239 | 6156 | cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_VLE); |
9a799d71 | 6157 | |
d3d00239 AD |
6158 | /* set segmentation enable bits for TSO/FSO */ |
6159 | #ifdef IXGBE_FCOE | |
6160 | if ((tx_flags & IXGBE_TX_FLAGS_TSO) || (tx_flags & IXGBE_TX_FLAGS_FSO)) | |
6161 | #else | |
6162 | if (tx_flags & IXGBE_TX_FLAGS_TSO) | |
6163 | #endif | |
6164 | cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_TSE); | |
eacd73f7 | 6165 | |
d3d00239 AD |
6166 | return cmd_type; |
6167 | } | |
9a799d71 | 6168 | |
d3d00239 AD |
6169 | static __le32 ixgbe_tx_olinfo_status(u32 tx_flags, unsigned int paylen) |
6170 | { | |
6171 | __le32 olinfo_status = | |
6172 | cpu_to_le32(paylen << IXGBE_ADVTXD_PAYLEN_SHIFT); | |
44df32c5 | 6173 | |
d3d00239 AD |
6174 | if (tx_flags & IXGBE_TX_FLAGS_TSO) { |
6175 | olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM | | |
6176 | (1 << IXGBE_ADVTXD_IDX_SHIFT)); | |
6177 | /* enble IPv4 checksum for TSO */ | |
6178 | if (tx_flags & IXGBE_TX_FLAGS_IPV4) | |
6179 | olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_IXSM); | |
9a799d71 AK |
6180 | } |
6181 | ||
d3d00239 AD |
6182 | /* enable L4 checksum for TSO and TX checksum offload */ |
6183 | if (tx_flags & IXGBE_TX_FLAGS_CSUM) | |
6184 | olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM); | |
9a799d71 | 6185 | |
d3d00239 AD |
6186 | #ifdef IXGBE_FCOE |
6187 | /* use index 1 context for FCOE/FSO */ | |
6188 | if (tx_flags & IXGBE_TX_FLAGS_FCOE) | |
6189 | olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC | | |
6190 | (1 << IXGBE_ADVTXD_IDX_SHIFT)); | |
9a799d71 | 6191 | |
d3d00239 | 6192 | #endif |
7f9643fd AD |
6193 | /* |
6194 | * Check Context must be set if Tx switch is enabled, which it | |
6195 | * always is for case where virtual functions are running | |
6196 | */ | |
6197 | if (tx_flags & IXGBE_TX_FLAGS_TXSW) | |
6198 | olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC); | |
6199 | ||
d3d00239 AD |
6200 | return olinfo_status; |
6201 | } | |
44df32c5 | 6202 | |
d3d00239 AD |
6203 | #define IXGBE_TXD_CMD (IXGBE_TXD_CMD_EOP | \ |
6204 | IXGBE_TXD_CMD_RS) | |
6205 | ||
6206 | static void ixgbe_tx_map(struct ixgbe_ring *tx_ring, | |
6207 | struct sk_buff *skb, | |
6208 | struct ixgbe_tx_buffer *first, | |
6209 | u32 tx_flags, | |
6210 | const u8 hdr_len) | |
6211 | { | |
6212 | struct device *dev = tx_ring->dev; | |
6213 | struct ixgbe_tx_buffer *tx_buffer_info; | |
6214 | union ixgbe_adv_tx_desc *tx_desc; | |
6215 | dma_addr_t dma; | |
6216 | __le32 cmd_type, olinfo_status; | |
6217 | struct skb_frag_struct *frag; | |
6218 | unsigned int f = 0; | |
6219 | unsigned int data_len = skb->data_len; | |
6220 | unsigned int size = skb_headlen(skb); | |
6221 | u32 offset = 0; | |
6222 | u32 paylen = skb->len - hdr_len; | |
6223 | u16 i = tx_ring->next_to_use; | |
6224 | u16 gso_segs; | |
6225 | ||
6226 | #ifdef IXGBE_FCOE | |
6227 | if (tx_flags & IXGBE_TX_FLAGS_FCOE) { | |
6228 | if (data_len >= sizeof(struct fcoe_crc_eof)) { | |
6229 | data_len -= sizeof(struct fcoe_crc_eof); | |
6230 | } else { | |
6231 | size -= sizeof(struct fcoe_crc_eof) - data_len; | |
6232 | data_len = 0; | |
9a799d71 AK |
6233 | } |
6234 | } | |
44df32c5 | 6235 | |
d3d00239 AD |
6236 | #endif |
6237 | dma = dma_map_single(dev, skb->data, size, DMA_TO_DEVICE); | |
6238 | if (dma_mapping_error(dev, dma)) | |
6239 | goto dma_error; | |
8ad494b0 | 6240 | |
d3d00239 AD |
6241 | cmd_type = ixgbe_tx_cmd_type(tx_flags); |
6242 | olinfo_status = ixgbe_tx_olinfo_status(tx_flags, paylen); | |
9a799d71 | 6243 | |
d3d00239 | 6244 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i); |
e5a43549 | 6245 | |
d3d00239 AD |
6246 | for (;;) { |
6247 | while (size > IXGBE_MAX_DATA_PER_TXD) { | |
6248 | tx_desc->read.buffer_addr = cpu_to_le64(dma + offset); | |
6249 | tx_desc->read.cmd_type_len = | |
6250 | cmd_type | cpu_to_le32(IXGBE_MAX_DATA_PER_TXD); | |
6251 | tx_desc->read.olinfo_status = olinfo_status; | |
e5a43549 | 6252 | |
d3d00239 AD |
6253 | offset += IXGBE_MAX_DATA_PER_TXD; |
6254 | size -= IXGBE_MAX_DATA_PER_TXD; | |
e5a43549 | 6255 | |
d3d00239 AD |
6256 | tx_desc++; |
6257 | i++; | |
6258 | if (i == tx_ring->count) { | |
6259 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, 0); | |
6260 | i = 0; | |
6261 | } | |
6262 | } | |
e5a43549 | 6263 | |
e5a43549 | 6264 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; |
d3d00239 AD |
6265 | tx_buffer_info->length = offset + size; |
6266 | tx_buffer_info->tx_flags = tx_flags; | |
6267 | tx_buffer_info->dma = dma; | |
9a799d71 | 6268 | |
d3d00239 AD |
6269 | tx_desc->read.buffer_addr = cpu_to_le64(dma + offset); |
6270 | tx_desc->read.cmd_type_len = cmd_type | cpu_to_le32(size); | |
6271 | tx_desc->read.olinfo_status = olinfo_status; | |
9a799d71 | 6272 | |
d3d00239 AD |
6273 | if (!data_len) |
6274 | break; | |
9a799d71 | 6275 | |
d3d00239 AD |
6276 | frag = &skb_shinfo(skb)->frags[f]; |
6277 | #ifdef IXGBE_FCOE | |
6278 | size = min_t(unsigned int, data_len, frag->size); | |
6279 | #else | |
6280 | size = frag->size; | |
6281 | #endif | |
6282 | data_len -= size; | |
6283 | f++; | |
9a799d71 | 6284 | |
d3d00239 AD |
6285 | offset = 0; |
6286 | tx_flags |= IXGBE_TX_FLAGS_MAPPED_AS_PAGE; | |
9a799d71 | 6287 | |
877749bf | 6288 | dma = skb_frag_dma_map(dev, frag, 0, size, DMA_TO_DEVICE); |
d3d00239 AD |
6289 | if (dma_mapping_error(dev, dma)) |
6290 | goto dma_error; | |
9a799d71 | 6291 | |
d3d00239 AD |
6292 | tx_desc++; |
6293 | i++; | |
6294 | if (i == tx_ring->count) { | |
6295 | tx_desc = IXGBE_TX_DESC_ADV(tx_ring, 0); | |
6296 | i = 0; | |
6297 | } | |
6298 | } | |
9a799d71 | 6299 | |
d3d00239 | 6300 | tx_desc->read.cmd_type_len |= cpu_to_le32(IXGBE_TXD_CMD); |
9a799d71 | 6301 | |
d3d00239 AD |
6302 | i++; |
6303 | if (i == tx_ring->count) | |
6304 | i = 0; | |
9a799d71 | 6305 | |
d3d00239 | 6306 | tx_ring->next_to_use = i; |
eacd73f7 | 6307 | |
d3d00239 AD |
6308 | if (tx_flags & IXGBE_TX_FLAGS_TSO) |
6309 | gso_segs = skb_shinfo(skb)->gso_segs; | |
6310 | #ifdef IXGBE_FCOE | |
6311 | /* adjust for FCoE Sequence Offload */ | |
6312 | else if (tx_flags & IXGBE_TX_FLAGS_FSO) | |
6313 | gso_segs = DIV_ROUND_UP(skb->len - hdr_len, | |
6314 | skb_shinfo(skb)->gso_size); | |
6315 | #endif /* IXGBE_FCOE */ | |
6316 | else | |
6317 | gso_segs = 1; | |
9a799d71 | 6318 | |
d3d00239 AD |
6319 | /* multiply data chunks by size of headers */ |
6320 | tx_buffer_info->bytecount = paylen + (gso_segs * hdr_len); | |
6321 | tx_buffer_info->gso_segs = gso_segs; | |
6322 | tx_buffer_info->skb = skb; | |
9a799d71 | 6323 | |
d3d00239 AD |
6324 | /* set the timestamp */ |
6325 | first->time_stamp = jiffies; | |
9a799d71 AK |
6326 | |
6327 | /* | |
6328 | * Force memory writes to complete before letting h/w | |
6329 | * know there are new descriptors to fetch. (Only | |
6330 | * applicable for weak-ordered memory model archs, | |
6331 | * such as IA-64). | |
6332 | */ | |
6333 | wmb(); | |
6334 | ||
d3d00239 AD |
6335 | /* set next_to_watch value indicating a packet is present */ |
6336 | first->next_to_watch = tx_desc; | |
6337 | ||
6338 | /* notify HW of packet */ | |
84ea2591 | 6339 | writel(i, tx_ring->tail); |
d3d00239 AD |
6340 | |
6341 | return; | |
6342 | dma_error: | |
6343 | dev_err(dev, "TX DMA map failed\n"); | |
6344 | ||
6345 | /* clear dma mappings for failed tx_buffer_info map */ | |
6346 | for (;;) { | |
6347 | tx_buffer_info = &tx_ring->tx_buffer_info[i]; | |
6348 | ixgbe_unmap_tx_resource(tx_ring, tx_buffer_info); | |
6349 | if (tx_buffer_info == first) | |
6350 | break; | |
6351 | if (i == 0) | |
6352 | i = tx_ring->count; | |
6353 | i--; | |
6354 | } | |
6355 | ||
6356 | dev_kfree_skb_any(skb); | |
6357 | ||
6358 | tx_ring->next_to_use = i; | |
9a799d71 AK |
6359 | } |
6360 | ||
69830529 AD |
6361 | static void ixgbe_atr(struct ixgbe_ring *ring, struct sk_buff *skb, |
6362 | u32 tx_flags, __be16 protocol) | |
6363 | { | |
6364 | struct ixgbe_q_vector *q_vector = ring->q_vector; | |
6365 | union ixgbe_atr_hash_dword input = { .dword = 0 }; | |
6366 | union ixgbe_atr_hash_dword common = { .dword = 0 }; | |
6367 | union { | |
6368 | unsigned char *network; | |
6369 | struct iphdr *ipv4; | |
6370 | struct ipv6hdr *ipv6; | |
6371 | } hdr; | |
ee9e0f0b | 6372 | struct tcphdr *th; |
905e4a41 | 6373 | __be16 vlan_id; |
c4cf55e5 | 6374 | |
69830529 AD |
6375 | /* if ring doesn't have a interrupt vector, cannot perform ATR */ |
6376 | if (!q_vector) | |
6377 | return; | |
6378 | ||
6379 | /* do nothing if sampling is disabled */ | |
6380 | if (!ring->atr_sample_rate) | |
d3ead241 | 6381 | return; |
c4cf55e5 | 6382 | |
69830529 | 6383 | ring->atr_count++; |
c4cf55e5 | 6384 | |
69830529 AD |
6385 | /* snag network header to get L4 type and address */ |
6386 | hdr.network = skb_network_header(skb); | |
6387 | ||
6388 | /* Currently only IPv4/IPv6 with TCP is supported */ | |
6389 | if ((protocol != __constant_htons(ETH_P_IPV6) || | |
6390 | hdr.ipv6->nexthdr != IPPROTO_TCP) && | |
6391 | (protocol != __constant_htons(ETH_P_IP) || | |
6392 | hdr.ipv4->protocol != IPPROTO_TCP)) | |
6393 | return; | |
ee9e0f0b AD |
6394 | |
6395 | th = tcp_hdr(skb); | |
c4cf55e5 | 6396 | |
66f32a8b AD |
6397 | /* skip this packet since it is invalid or the socket is closing */ |
6398 | if (!th || th->fin) | |
69830529 AD |
6399 | return; |
6400 | ||
6401 | /* sample on all syn packets or once every atr sample count */ | |
6402 | if (!th->syn && (ring->atr_count < ring->atr_sample_rate)) | |
6403 | return; | |
6404 | ||
6405 | /* reset sample count */ | |
6406 | ring->atr_count = 0; | |
6407 | ||
6408 | vlan_id = htons(tx_flags >> IXGBE_TX_FLAGS_VLAN_SHIFT); | |
6409 | ||
6410 | /* | |
6411 | * src and dst are inverted, think how the receiver sees them | |
6412 | * | |
6413 | * The input is broken into two sections, a non-compressed section | |
6414 | * containing vm_pool, vlan_id, and flow_type. The rest of the data | |
6415 | * is XORed together and stored in the compressed dword. | |
6416 | */ | |
6417 | input.formatted.vlan_id = vlan_id; | |
6418 | ||
6419 | /* | |
6420 | * since src port and flex bytes occupy the same word XOR them together | |
6421 | * and write the value to source port portion of compressed dword | |
6422 | */ | |
66f32a8b | 6423 | if (tx_flags & (IXGBE_TX_FLAGS_SW_VLAN | IXGBE_TX_FLAGS_HW_VLAN)) |
69830529 AD |
6424 | common.port.src ^= th->dest ^ __constant_htons(ETH_P_8021Q); |
6425 | else | |
6426 | common.port.src ^= th->dest ^ protocol; | |
6427 | common.port.dst ^= th->source; | |
6428 | ||
6429 | if (protocol == __constant_htons(ETH_P_IP)) { | |
6430 | input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV4; | |
6431 | common.ip ^= hdr.ipv4->saddr ^ hdr.ipv4->daddr; | |
6432 | } else { | |
6433 | input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV6; | |
6434 | common.ip ^= hdr.ipv6->saddr.s6_addr32[0] ^ | |
6435 | hdr.ipv6->saddr.s6_addr32[1] ^ | |
6436 | hdr.ipv6->saddr.s6_addr32[2] ^ | |
6437 | hdr.ipv6->saddr.s6_addr32[3] ^ | |
6438 | hdr.ipv6->daddr.s6_addr32[0] ^ | |
6439 | hdr.ipv6->daddr.s6_addr32[1] ^ | |
6440 | hdr.ipv6->daddr.s6_addr32[2] ^ | |
6441 | hdr.ipv6->daddr.s6_addr32[3]; | |
6442 | } | |
c4cf55e5 PWJ |
6443 | |
6444 | /* This assumes the Rx queue and Tx queue are bound to the same CPU */ | |
69830529 AD |
6445 | ixgbe_fdir_add_signature_filter_82599(&q_vector->adapter->hw, |
6446 | input, common, ring->queue_index); | |
c4cf55e5 PWJ |
6447 | } |
6448 | ||
63544e9c | 6449 | static int __ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size) |
e092be60 | 6450 | { |
fc77dc3c | 6451 | netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index); |
e092be60 AV |
6452 | /* Herbert's original patch had: |
6453 | * smp_mb__after_netif_stop_queue(); | |
6454 | * but since that doesn't exist yet, just open code it. */ | |
6455 | smp_mb(); | |
6456 | ||
6457 | /* We need to check again in a case another CPU has just | |
6458 | * made room available. */ | |
7d4987de | 6459 | if (likely(ixgbe_desc_unused(tx_ring) < size)) |
e092be60 AV |
6460 | return -EBUSY; |
6461 | ||
6462 | /* A reprieve! - use start_queue because it doesn't call schedule */ | |
fc77dc3c | 6463 | netif_start_subqueue(tx_ring->netdev, tx_ring->queue_index); |
5b7da515 | 6464 | ++tx_ring->tx_stats.restart_queue; |
e092be60 AV |
6465 | return 0; |
6466 | } | |
6467 | ||
82d4e46e | 6468 | static inline int ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size) |
e092be60 | 6469 | { |
7d4987de | 6470 | if (likely(ixgbe_desc_unused(tx_ring) >= size)) |
e092be60 | 6471 | return 0; |
fc77dc3c | 6472 | return __ixgbe_maybe_stop_tx(tx_ring, size); |
e092be60 AV |
6473 | } |
6474 | ||
09a3b1f8 SH |
6475 | static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb) |
6476 | { | |
6477 | struct ixgbe_adapter *adapter = netdev_priv(dev); | |
6440752c AD |
6478 | int txq = skb_rx_queue_recorded(skb) ? skb_get_rx_queue(skb) : |
6479 | smp_processor_id(); | |
56075a98 | 6480 | #ifdef IXGBE_FCOE |
6440752c | 6481 | __be16 protocol = vlan_get_protocol(skb); |
5e09a105 | 6482 | |
e5b64635 JF |
6483 | if (((protocol == htons(ETH_P_FCOE)) || |
6484 | (protocol == htons(ETH_P_FIP))) && | |
6485 | (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) { | |
6486 | txq &= (adapter->ring_feature[RING_F_FCOE].indices - 1); | |
6487 | txq += adapter->ring_feature[RING_F_FCOE].mask; | |
6488 | return txq; | |
56075a98 JF |
6489 | } |
6490 | #endif | |
6491 | ||
fdd3d631 KK |
6492 | if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) { |
6493 | while (unlikely(txq >= dev->real_num_tx_queues)) | |
6494 | txq -= dev->real_num_tx_queues; | |
5f715823 | 6495 | return txq; |
fdd3d631 | 6496 | } |
c4cf55e5 | 6497 | |
09a3b1f8 SH |
6498 | return skb_tx_hash(dev, skb); |
6499 | } | |
6500 | ||
fc77dc3c | 6501 | netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *skb, |
84418e3b AD |
6502 | struct ixgbe_adapter *adapter, |
6503 | struct ixgbe_ring *tx_ring) | |
9a799d71 | 6504 | { |
d3d00239 | 6505 | struct ixgbe_tx_buffer *first; |
5f715823 | 6506 | int tso; |
d3d00239 | 6507 | u32 tx_flags = 0; |
a535c30e AD |
6508 | #if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD |
6509 | unsigned short f; | |
6510 | #endif | |
a535c30e | 6511 | u16 count = TXD_USE_COUNT(skb_headlen(skb)); |
66f32a8b | 6512 | __be16 protocol = skb->protocol; |
63544e9c | 6513 | u8 hdr_len = 0; |
5e09a105 | 6514 | |
a535c30e AD |
6515 | /* |
6516 | * need: 1 descriptor per page * PAGE_SIZE/IXGBE_MAX_DATA_PER_TXD, | |
6517 | * + 1 desc for skb_head_len/IXGBE_MAX_DATA_PER_TXD, | |
6518 | * + 2 desc gap to keep tail from touching head, | |
6519 | * + 1 desc for context descriptor, | |
6520 | * otherwise try next time | |
6521 | */ | |
6522 | #if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD | |
6523 | for (f = 0; f < skb_shinfo(skb)->nr_frags; f++) | |
6524 | count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size); | |
6525 | #else | |
6526 | count += skb_shinfo(skb)->nr_frags; | |
6527 | #endif | |
6528 | if (ixgbe_maybe_stop_tx(tx_ring, count + 3)) { | |
6529 | tx_ring->tx_stats.tx_busy++; | |
6530 | return NETDEV_TX_BUSY; | |
6531 | } | |
6532 | ||
7f9643fd AD |
6533 | #ifdef CONFIG_PCI_IOV |
6534 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) | |
6535 | tx_flags |= IXGBE_TX_FLAGS_TXSW; | |
6536 | ||
6537 | #endif | |
66f32a8b | 6538 | /* if we have a HW VLAN tag being added default to the HW one */ |
eab6d18d | 6539 | if (vlan_tx_tag_present(skb)) { |
66f32a8b AD |
6540 | tx_flags |= vlan_tx_tag_get(skb) << IXGBE_TX_FLAGS_VLAN_SHIFT; |
6541 | tx_flags |= IXGBE_TX_FLAGS_HW_VLAN; | |
6542 | /* else if it is a SW VLAN check the next protocol and store the tag */ | |
6543 | } else if (protocol == __constant_htons(ETH_P_8021Q)) { | |
6544 | struct vlan_hdr *vhdr, _vhdr; | |
6545 | vhdr = skb_header_pointer(skb, ETH_HLEN, sizeof(_vhdr), &_vhdr); | |
6546 | if (!vhdr) | |
6547 | goto out_drop; | |
6548 | ||
6549 | protocol = vhdr->h_vlan_encapsulated_proto; | |
6550 | tx_flags |= ntohs(vhdr->h_vlan_TCI) << IXGBE_TX_FLAGS_VLAN_SHIFT; | |
6551 | tx_flags |= IXGBE_TX_FLAGS_SW_VLAN; | |
6552 | } | |
6553 | ||
6554 | if ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) && | |
09dca476 AD |
6555 | ((tx_flags & (IXGBE_TX_FLAGS_HW_VLAN | IXGBE_TX_FLAGS_SW_VLAN)) || |
6556 | (skb->priority != TC_PRIO_CONTROL))) { | |
66f32a8b AD |
6557 | tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK; |
6558 | tx_flags |= tx_ring->dcb_tc << | |
6559 | IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT; | |
6560 | if (tx_flags & IXGBE_TX_FLAGS_SW_VLAN) { | |
6561 | struct vlan_ethhdr *vhdr; | |
6562 | if (skb_header_cloned(skb) && | |
6563 | pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) | |
6564 | goto out_drop; | |
6565 | vhdr = (struct vlan_ethhdr *)skb->data; | |
6566 | vhdr->h_vlan_TCI = htons(tx_flags >> | |
6567 | IXGBE_TX_FLAGS_VLAN_SHIFT); | |
6568 | } else { | |
6569 | tx_flags |= IXGBE_TX_FLAGS_HW_VLAN; | |
2f90b865 | 6570 | } |
9a799d71 | 6571 | } |
eacd73f7 | 6572 | |
a535c30e | 6573 | /* record the location of the first descriptor for this packet */ |
d3d00239 | 6574 | first = &tx_ring->tx_buffer_info[tx_ring->next_to_use]; |
a535c30e | 6575 | |
eacd73f7 | 6576 | #ifdef IXGBE_FCOE |
66f32a8b AD |
6577 | /* setup tx offload for FCoE */ |
6578 | if ((protocol == __constant_htons(ETH_P_FCOE)) && | |
6579 | (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) { | |
897ab156 AD |
6580 | tso = ixgbe_fso(tx_ring, skb, tx_flags, &hdr_len); |
6581 | if (tso < 0) | |
6582 | goto out_drop; | |
6583 | else if (tso) | |
66f32a8b AD |
6584 | tx_flags |= IXGBE_TX_FLAGS_FSO | |
6585 | IXGBE_TX_FLAGS_FCOE; | |
6586 | else | |
6587 | tx_flags |= IXGBE_TX_FLAGS_FCOE; | |
9a799d71 | 6588 | |
66f32a8b | 6589 | goto xmit_fcoe; |
eacd73f7 | 6590 | } |
9a799d71 | 6591 | |
66f32a8b AD |
6592 | #endif /* IXGBE_FCOE */ |
6593 | /* setup IPv4/IPv6 offloads */ | |
6594 | if (protocol == __constant_htons(ETH_P_IP)) | |
6595 | tx_flags |= IXGBE_TX_FLAGS_IPV4; | |
9a799d71 | 6596 | |
66f32a8b AD |
6597 | tso = ixgbe_tso(tx_ring, skb, tx_flags, protocol, &hdr_len); |
6598 | if (tso < 0) | |
897ab156 | 6599 | goto out_drop; |
66f32a8b AD |
6600 | else if (tso) |
6601 | tx_flags |= IXGBE_TX_FLAGS_TSO; | |
6602 | else if (ixgbe_tx_csum(tx_ring, skb, tx_flags, protocol)) | |
6603 | tx_flags |= IXGBE_TX_FLAGS_CSUM; | |
6604 | ||
6605 | /* add the ATR filter if ATR is on */ | |
6606 | if (test_bit(__IXGBE_TX_FDIR_INIT_DONE, &tx_ring->state)) | |
6607 | ixgbe_atr(tx_ring, skb, tx_flags, protocol); | |
6608 | ||
6609 | #ifdef IXGBE_FCOE | |
6610 | xmit_fcoe: | |
6611 | #endif /* IXGBE_FCOE */ | |
d3d00239 AD |
6612 | ixgbe_tx_map(tx_ring, skb, first, tx_flags, hdr_len); |
6613 | ||
6614 | ixgbe_maybe_stop_tx(tx_ring, DESC_NEEDED); | |
9a799d71 AK |
6615 | |
6616 | return NETDEV_TX_OK; | |
897ab156 AD |
6617 | |
6618 | out_drop: | |
6619 | dev_kfree_skb_any(skb); | |
6620 | return NETDEV_TX_OK; | |
9a799d71 AK |
6621 | } |
6622 | ||
84418e3b AD |
6623 | static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb, struct net_device *netdev) |
6624 | { | |
6625 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6626 | struct ixgbe_ring *tx_ring; | |
6627 | ||
6628 | tx_ring = adapter->tx_ring[skb->queue_mapping]; | |
fc77dc3c | 6629 | return ixgbe_xmit_frame_ring(skb, adapter, tx_ring); |
84418e3b AD |
6630 | } |
6631 | ||
9a799d71 AK |
6632 | /** |
6633 | * ixgbe_set_mac - Change the Ethernet Address of the NIC | |
6634 | * @netdev: network interface device structure | |
6635 | * @p: pointer to an address structure | |
6636 | * | |
6637 | * Returns 0 on success, negative on failure | |
6638 | **/ | |
6639 | static int ixgbe_set_mac(struct net_device *netdev, void *p) | |
6640 | { | |
6641 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
b4617240 | 6642 | struct ixgbe_hw *hw = &adapter->hw; |
9a799d71 AK |
6643 | struct sockaddr *addr = p; |
6644 | ||
6645 | if (!is_valid_ether_addr(addr->sa_data)) | |
6646 | return -EADDRNOTAVAIL; | |
6647 | ||
6648 | memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len); | |
b4617240 | 6649 | memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len); |
9a799d71 | 6650 | |
1cdd1ec8 GR |
6651 | hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs, |
6652 | IXGBE_RAH_AV); | |
9a799d71 AK |
6653 | |
6654 | return 0; | |
6655 | } | |
6656 | ||
6b73e10d BH |
6657 | static int |
6658 | ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr) | |
6659 | { | |
6660 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6661 | struct ixgbe_hw *hw = &adapter->hw; | |
6662 | u16 value; | |
6663 | int rc; | |
6664 | ||
6665 | if (prtad != hw->phy.mdio.prtad) | |
6666 | return -EINVAL; | |
6667 | rc = hw->phy.ops.read_reg(hw, addr, devad, &value); | |
6668 | if (!rc) | |
6669 | rc = value; | |
6670 | return rc; | |
6671 | } | |
6672 | ||
6673 | static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad, | |
6674 | u16 addr, u16 value) | |
6675 | { | |
6676 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6677 | struct ixgbe_hw *hw = &adapter->hw; | |
6678 | ||
6679 | if (prtad != hw->phy.mdio.prtad) | |
6680 | return -EINVAL; | |
6681 | return hw->phy.ops.write_reg(hw, addr, devad, value); | |
6682 | } | |
6683 | ||
6684 | static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd) | |
6685 | { | |
6686 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6687 | ||
6688 | return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd); | |
6689 | } | |
6690 | ||
0365e6e4 PW |
6691 | /** |
6692 | * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding | |
31278e71 | 6693 | * netdev->dev_addrs |
0365e6e4 PW |
6694 | * @netdev: network interface device structure |
6695 | * | |
6696 | * Returns non-zero on failure | |
6697 | **/ | |
6698 | static int ixgbe_add_sanmac_netdev(struct net_device *dev) | |
6699 | { | |
6700 | int err = 0; | |
6701 | struct ixgbe_adapter *adapter = netdev_priv(dev); | |
6702 | struct ixgbe_mac_info *mac = &adapter->hw.mac; | |
6703 | ||
6704 | if (is_valid_ether_addr(mac->san_addr)) { | |
6705 | rtnl_lock(); | |
6706 | err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN); | |
6707 | rtnl_unlock(); | |
6708 | } | |
6709 | return err; | |
6710 | } | |
6711 | ||
6712 | /** | |
6713 | * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding | |
31278e71 | 6714 | * netdev->dev_addrs |
0365e6e4 PW |
6715 | * @netdev: network interface device structure |
6716 | * | |
6717 | * Returns non-zero on failure | |
6718 | **/ | |
6719 | static int ixgbe_del_sanmac_netdev(struct net_device *dev) | |
6720 | { | |
6721 | int err = 0; | |
6722 | struct ixgbe_adapter *adapter = netdev_priv(dev); | |
6723 | struct ixgbe_mac_info *mac = &adapter->hw.mac; | |
6724 | ||
6725 | if (is_valid_ether_addr(mac->san_addr)) { | |
6726 | rtnl_lock(); | |
6727 | err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN); | |
6728 | rtnl_unlock(); | |
6729 | } | |
6730 | return err; | |
6731 | } | |
6732 | ||
9a799d71 AK |
6733 | #ifdef CONFIG_NET_POLL_CONTROLLER |
6734 | /* | |
6735 | * Polling 'interrupt' - used by things like netconsole to send skbs | |
6736 | * without having to re-enable interrupts. It's not called while | |
6737 | * the interrupt routine is executing. | |
6738 | */ | |
6739 | static void ixgbe_netpoll(struct net_device *netdev) | |
6740 | { | |
6741 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
8f9a7167 | 6742 | int i; |
9a799d71 | 6743 | |
1a647bd2 AD |
6744 | /* if interface is down do nothing */ |
6745 | if (test_bit(__IXGBE_DOWN, &adapter->state)) | |
6746 | return; | |
6747 | ||
9a799d71 | 6748 | adapter->flags |= IXGBE_FLAG_IN_NETPOLL; |
8f9a7167 PWJ |
6749 | if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) { |
6750 | int num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS; | |
6751 | for (i = 0; i < num_q_vectors; i++) { | |
6752 | struct ixgbe_q_vector *q_vector = adapter->q_vector[i]; | |
4ff7fb12 | 6753 | ixgbe_msix_clean_rings(0, q_vector); |
8f9a7167 PWJ |
6754 | } |
6755 | } else { | |
6756 | ixgbe_intr(adapter->pdev->irq, netdev); | |
6757 | } | |
9a799d71 | 6758 | adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL; |
9a799d71 AK |
6759 | } |
6760 | #endif | |
6761 | ||
de1036b1 ED |
6762 | static struct rtnl_link_stats64 *ixgbe_get_stats64(struct net_device *netdev, |
6763 | struct rtnl_link_stats64 *stats) | |
6764 | { | |
6765 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6766 | int i; | |
6767 | ||
1a51502b | 6768 | rcu_read_lock(); |
de1036b1 | 6769 | for (i = 0; i < adapter->num_rx_queues; i++) { |
1a51502b | 6770 | struct ixgbe_ring *ring = ACCESS_ONCE(adapter->rx_ring[i]); |
de1036b1 ED |
6771 | u64 bytes, packets; |
6772 | unsigned int start; | |
6773 | ||
1a51502b ED |
6774 | if (ring) { |
6775 | do { | |
6776 | start = u64_stats_fetch_begin_bh(&ring->syncp); | |
6777 | packets = ring->stats.packets; | |
6778 | bytes = ring->stats.bytes; | |
6779 | } while (u64_stats_fetch_retry_bh(&ring->syncp, start)); | |
6780 | stats->rx_packets += packets; | |
6781 | stats->rx_bytes += bytes; | |
6782 | } | |
de1036b1 | 6783 | } |
1ac9ad13 ED |
6784 | |
6785 | for (i = 0; i < adapter->num_tx_queues; i++) { | |
6786 | struct ixgbe_ring *ring = ACCESS_ONCE(adapter->tx_ring[i]); | |
6787 | u64 bytes, packets; | |
6788 | unsigned int start; | |
6789 | ||
6790 | if (ring) { | |
6791 | do { | |
6792 | start = u64_stats_fetch_begin_bh(&ring->syncp); | |
6793 | packets = ring->stats.packets; | |
6794 | bytes = ring->stats.bytes; | |
6795 | } while (u64_stats_fetch_retry_bh(&ring->syncp, start)); | |
6796 | stats->tx_packets += packets; | |
6797 | stats->tx_bytes += bytes; | |
6798 | } | |
6799 | } | |
1a51502b | 6800 | rcu_read_unlock(); |
de1036b1 ED |
6801 | /* following stats updated by ixgbe_watchdog_task() */ |
6802 | stats->multicast = netdev->stats.multicast; | |
6803 | stats->rx_errors = netdev->stats.rx_errors; | |
6804 | stats->rx_length_errors = netdev->stats.rx_length_errors; | |
6805 | stats->rx_crc_errors = netdev->stats.rx_crc_errors; | |
6806 | stats->rx_missed_errors = netdev->stats.rx_missed_errors; | |
6807 | return stats; | |
6808 | } | |
6809 | ||
8b1c0b24 JF |
6810 | /* ixgbe_validate_rtr - verify 802.1Qp to Rx packet buffer mapping is valid. |
6811 | * #adapter: pointer to ixgbe_adapter | |
6812 | * @tc: number of traffic classes currently enabled | |
6813 | * | |
6814 | * Configure a valid 802.1Qp to Rx packet buffer mapping ie confirm | |
6815 | * 802.1Q priority maps to a packet buffer that exists. | |
6816 | */ | |
6817 | static void ixgbe_validate_rtr(struct ixgbe_adapter *adapter, u8 tc) | |
6818 | { | |
6819 | struct ixgbe_hw *hw = &adapter->hw; | |
6820 | u32 reg, rsave; | |
6821 | int i; | |
6822 | ||
6823 | /* 82598 have a static priority to TC mapping that can not | |
6824 | * be changed so no validation is needed. | |
6825 | */ | |
6826 | if (hw->mac.type == ixgbe_mac_82598EB) | |
6827 | return; | |
6828 | ||
6829 | reg = IXGBE_READ_REG(hw, IXGBE_RTRUP2TC); | |
6830 | rsave = reg; | |
6831 | ||
6832 | for (i = 0; i < MAX_TRAFFIC_CLASS; i++) { | |
6833 | u8 up2tc = reg >> (i * IXGBE_RTRUP2TC_UP_SHIFT); | |
6834 | ||
6835 | /* If up2tc is out of bounds default to zero */ | |
6836 | if (up2tc > tc) | |
6837 | reg &= ~(0x7 << IXGBE_RTRUP2TC_UP_SHIFT); | |
6838 | } | |
6839 | ||
6840 | if (reg != rsave) | |
6841 | IXGBE_WRITE_REG(hw, IXGBE_RTRUP2TC, reg); | |
6842 | ||
6843 | return; | |
6844 | } | |
6845 | ||
6846 | ||
6847 | /* ixgbe_setup_tc - routine to configure net_device for multiple traffic | |
6848 | * classes. | |
6849 | * | |
6850 | * @netdev: net device to configure | |
6851 | * @tc: number of traffic classes to enable | |
6852 | */ | |
6853 | int ixgbe_setup_tc(struct net_device *dev, u8 tc) | |
6854 | { | |
8b1c0b24 JF |
6855 | struct ixgbe_adapter *adapter = netdev_priv(dev); |
6856 | struct ixgbe_hw *hw = &adapter->hw; | |
8b1c0b24 | 6857 | |
e7589eab JF |
6858 | /* Multiple traffic classes requires multiple queues */ |
6859 | if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) { | |
6860 | e_err(drv, "Enable failed, needs MSI-X\n"); | |
6861 | return -EINVAL; | |
6862 | } | |
8b1c0b24 JF |
6863 | |
6864 | /* Hardware supports up to 8 traffic classes */ | |
6865 | if (tc > MAX_TRAFFIC_CLASS || | |
6866 | (hw->mac.type == ixgbe_mac_82598EB && tc < MAX_TRAFFIC_CLASS)) | |
6867 | return -EINVAL; | |
6868 | ||
6869 | /* Hardware has to reinitialize queues and interrupts to | |
6870 | * match packet buffer alignment. Unfortunantly, the | |
6871 | * hardware is not flexible enough to do this dynamically. | |
6872 | */ | |
6873 | if (netif_running(dev)) | |
6874 | ixgbe_close(dev); | |
6875 | ixgbe_clear_interrupt_scheme(adapter); | |
6876 | ||
e7589eab | 6877 | if (tc) { |
8b1c0b24 | 6878 | netdev_set_num_tc(dev, tc); |
e7589eab JF |
6879 | adapter->last_lfc_mode = adapter->hw.fc.current_mode; |
6880 | ||
6881 | adapter->flags |= IXGBE_FLAG_DCB_ENABLED; | |
6882 | adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
6883 | ||
6884 | if (adapter->hw.mac.type == ixgbe_mac_82598EB) | |
6885 | adapter->hw.fc.requested_mode = ixgbe_fc_none; | |
6886 | } else { | |
8b1c0b24 JF |
6887 | netdev_reset_tc(dev); |
6888 | ||
e7589eab JF |
6889 | adapter->hw.fc.requested_mode = adapter->last_lfc_mode; |
6890 | ||
6891 | adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED; | |
6892 | adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
6893 | ||
6894 | adapter->temp_dcb_cfg.pfc_mode_enable = false; | |
6895 | adapter->dcb_cfg.pfc_mode_enable = false; | |
6896 | } | |
6897 | ||
8b1c0b24 JF |
6898 | ixgbe_init_interrupt_scheme(adapter); |
6899 | ixgbe_validate_rtr(adapter, tc); | |
6900 | if (netif_running(dev)) | |
6901 | ixgbe_open(dev); | |
6902 | ||
6903 | return 0; | |
6904 | } | |
de1036b1 | 6905 | |
082757af DS |
6906 | void ixgbe_do_reset(struct net_device *netdev) |
6907 | { | |
6908 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6909 | ||
6910 | if (netif_running(netdev)) | |
6911 | ixgbe_reinit_locked(adapter); | |
6912 | else | |
6913 | ixgbe_reset(adapter); | |
6914 | } | |
6915 | ||
6916 | static u32 ixgbe_fix_features(struct net_device *netdev, u32 data) | |
6917 | { | |
6918 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6919 | ||
6920 | #ifdef CONFIG_DCB | |
6921 | if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) | |
6922 | data &= ~NETIF_F_HW_VLAN_RX; | |
6923 | #endif | |
6924 | ||
6925 | /* return error if RXHASH is being enabled when RSS is not supported */ | |
6926 | if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED)) | |
6927 | data &= ~NETIF_F_RXHASH; | |
6928 | ||
6929 | /* If Rx checksum is disabled, then RSC/LRO should also be disabled */ | |
6930 | if (!(data & NETIF_F_RXCSUM)) | |
6931 | data &= ~NETIF_F_LRO; | |
6932 | ||
6933 | /* Turn off LRO if not RSC capable or invalid ITR settings */ | |
6934 | if (!(adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)) { | |
6935 | data &= ~NETIF_F_LRO; | |
6936 | } else if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) && | |
6937 | (adapter->rx_itr_setting != 1 && | |
6938 | adapter->rx_itr_setting > IXGBE_MAX_RSC_INT_RATE)) { | |
6939 | data &= ~NETIF_F_LRO; | |
6940 | e_info(probe, "rx-usecs set too low, not enabling RSC\n"); | |
6941 | } | |
6942 | ||
6943 | return data; | |
6944 | } | |
6945 | ||
6946 | static int ixgbe_set_features(struct net_device *netdev, u32 data) | |
6947 | { | |
6948 | struct ixgbe_adapter *adapter = netdev_priv(netdev); | |
6949 | bool need_reset = false; | |
6950 | ||
6951 | /* If Rx checksum is disabled, then RSC/LRO should also be disabled */ | |
6952 | if (!(data & NETIF_F_RXCSUM)) | |
6953 | adapter->flags &= ~IXGBE_FLAG_RX_CSUM_ENABLED; | |
6954 | else | |
6955 | adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED; | |
6956 | ||
6957 | /* Make sure RSC matches LRO, reset if change */ | |
6958 | if (!!(data & NETIF_F_LRO) != | |
6959 | !!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)) { | |
6960 | adapter->flags2 ^= IXGBE_FLAG2_RSC_ENABLED; | |
6961 | switch (adapter->hw.mac.type) { | |
6962 | case ixgbe_mac_X540: | |
6963 | case ixgbe_mac_82599EB: | |
6964 | need_reset = true; | |
6965 | break; | |
6966 | default: | |
6967 | break; | |
6968 | } | |
6969 | } | |
6970 | ||
6971 | /* | |
6972 | * Check if Flow Director n-tuple support was enabled or disabled. If | |
6973 | * the state changed, we need to reset. | |
6974 | */ | |
6975 | if (!(adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)) { | |
6976 | /* turn off ATR, enable perfect filters and reset */ | |
6977 | if (data & NETIF_F_NTUPLE) { | |
6978 | adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
6979 | adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE; | |
6980 | need_reset = true; | |
6981 | } | |
6982 | } else if (!(data & NETIF_F_NTUPLE)) { | |
6983 | /* turn off Flow Director, set ATR and reset */ | |
6984 | adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE; | |
6985 | if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) && | |
6986 | !(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) | |
6987 | adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE; | |
6988 | need_reset = true; | |
6989 | } | |
6990 | ||
6991 | if (need_reset) | |
6992 | ixgbe_do_reset(netdev); | |
6993 | ||
6994 | return 0; | |
6995 | ||
6996 | } | |
6997 | ||
0edc3527 | 6998 | static const struct net_device_ops ixgbe_netdev_ops = { |
e8e9f696 | 6999 | .ndo_open = ixgbe_open, |
0edc3527 | 7000 | .ndo_stop = ixgbe_close, |
00829823 | 7001 | .ndo_start_xmit = ixgbe_xmit_frame, |
09a3b1f8 | 7002 | .ndo_select_queue = ixgbe_select_queue, |
e90d400c | 7003 | .ndo_set_rx_mode = ixgbe_set_rx_mode, |
0edc3527 SH |
7004 | .ndo_validate_addr = eth_validate_addr, |
7005 | .ndo_set_mac_address = ixgbe_set_mac, | |
7006 | .ndo_change_mtu = ixgbe_change_mtu, | |
7007 | .ndo_tx_timeout = ixgbe_tx_timeout, | |
0edc3527 SH |
7008 | .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid, |
7009 | .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid, | |
6b73e10d | 7010 | .ndo_do_ioctl = ixgbe_ioctl, |
7f01648a GR |
7011 | .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac, |
7012 | .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan, | |
7013 | .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw, | |
7014 | .ndo_get_vf_config = ixgbe_ndo_get_vf_config, | |
de1036b1 | 7015 | .ndo_get_stats64 = ixgbe_get_stats64, |
24095aa3 | 7016 | .ndo_setup_tc = ixgbe_setup_tc, |
0edc3527 SH |
7017 | #ifdef CONFIG_NET_POLL_CONTROLLER |
7018 | .ndo_poll_controller = ixgbe_netpoll, | |
7019 | #endif | |
332d4a7d YZ |
7020 | #ifdef IXGBE_FCOE |
7021 | .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get, | |
68a683cf | 7022 | .ndo_fcoe_ddp_target = ixgbe_fcoe_ddp_target, |
332d4a7d | 7023 | .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put, |
8450ff8c YZ |
7024 | .ndo_fcoe_enable = ixgbe_fcoe_enable, |
7025 | .ndo_fcoe_disable = ixgbe_fcoe_disable, | |
61a1fa10 | 7026 | .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn, |
332d4a7d | 7027 | #endif /* IXGBE_FCOE */ |
082757af DS |
7028 | .ndo_set_features = ixgbe_set_features, |
7029 | .ndo_fix_features = ixgbe_fix_features, | |
0edc3527 SH |
7030 | }; |
7031 | ||
1cdd1ec8 GR |
7032 | static void __devinit ixgbe_probe_vf(struct ixgbe_adapter *adapter, |
7033 | const struct ixgbe_info *ii) | |
7034 | { | |
7035 | #ifdef CONFIG_PCI_IOV | |
7036 | struct ixgbe_hw *hw = &adapter->hw; | |
7037 | int err; | |
a1cbb15c GR |
7038 | int num_vf_macvlans, i; |
7039 | struct vf_macvlans *mv_list; | |
1cdd1ec8 | 7040 | |
3377eba7 | 7041 | if (hw->mac.type == ixgbe_mac_82598EB || !max_vfs) |
1cdd1ec8 GR |
7042 | return; |
7043 | ||
7044 | /* The 82599 supports up to 64 VFs per physical function | |
7045 | * but this implementation limits allocation to 63 so that | |
7046 | * basic networking resources are still available to the | |
7047 | * physical function | |
7048 | */ | |
7049 | adapter->num_vfs = (max_vfs > 63) ? 63 : max_vfs; | |
7050 | adapter->flags |= IXGBE_FLAG_SRIOV_ENABLED; | |
7051 | err = pci_enable_sriov(adapter->pdev, adapter->num_vfs); | |
7052 | if (err) { | |
396e799c | 7053 | e_err(probe, "Failed to enable PCI sriov: %d\n", err); |
1cdd1ec8 GR |
7054 | goto err_novfs; |
7055 | } | |
a1cbb15c GR |
7056 | |
7057 | num_vf_macvlans = hw->mac.num_rar_entries - | |
7058 | (IXGBE_MAX_PF_MACVLANS + 1 + adapter->num_vfs); | |
7059 | ||
7060 | adapter->mv_list = mv_list = kcalloc(num_vf_macvlans, | |
7061 | sizeof(struct vf_macvlans), | |
7062 | GFP_KERNEL); | |
7063 | if (mv_list) { | |
7064 | /* Initialize list of VF macvlans */ | |
7065 | INIT_LIST_HEAD(&adapter->vf_mvs.l); | |
7066 | for (i = 0; i < num_vf_macvlans; i++) { | |
7067 | mv_list->vf = -1; | |
7068 | mv_list->free = true; | |
7069 | mv_list->rar_entry = hw->mac.num_rar_entries - | |
7070 | (i + adapter->num_vfs + 1); | |
7071 | list_add(&mv_list->l, &adapter->vf_mvs.l); | |
7072 | mv_list++; | |
7073 | } | |
7074 | } | |
7075 | ||
1cdd1ec8 GR |
7076 | /* If call to enable VFs succeeded then allocate memory |
7077 | * for per VF control structures. | |
7078 | */ | |
7079 | adapter->vfinfo = | |
7080 | kcalloc(adapter->num_vfs, | |
7081 | sizeof(struct vf_data_storage), GFP_KERNEL); | |
7082 | if (adapter->vfinfo) { | |
7083 | /* Now that we're sure SR-IOV is enabled | |
7084 | * and memory allocated set up the mailbox parameters | |
7085 | */ | |
7086 | ixgbe_init_mbx_params_pf(hw); | |
7087 | memcpy(&hw->mbx.ops, ii->mbx_ops, | |
7088 | sizeof(hw->mbx.ops)); | |
7089 | ||
7090 | /* Disable RSC when in SR-IOV mode */ | |
7091 | adapter->flags2 &= ~(IXGBE_FLAG2_RSC_CAPABLE | | |
7092 | IXGBE_FLAG2_RSC_ENABLED); | |
7093 | return; | |
7094 | } | |
7095 | ||
7096 | /* Oh oh */ | |
396e799c ET |
7097 | e_err(probe, "Unable to allocate memory for VF Data Storage - " |
7098 | "SRIOV disabled\n"); | |
1cdd1ec8 GR |
7099 | pci_disable_sriov(adapter->pdev); |
7100 | ||
7101 | err_novfs: | |
7102 | adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED; | |
7103 | adapter->num_vfs = 0; | |
7104 | #endif /* CONFIG_PCI_IOV */ | |
7105 | } | |
7106 | ||
9a799d71 AK |
7107 | /** |
7108 | * ixgbe_probe - Device Initialization Routine | |
7109 | * @pdev: PCI device information struct | |
7110 | * @ent: entry in ixgbe_pci_tbl | |
7111 | * | |
7112 | * Returns 0 on success, negative on failure | |
7113 | * | |
7114 | * ixgbe_probe initializes an adapter identified by a pci_dev structure. | |
7115 | * The OS initialization, configuring of the adapter private structure, | |
7116 | * and a hardware reset occur. | |
7117 | **/ | |
7118 | static int __devinit ixgbe_probe(struct pci_dev *pdev, | |
e8e9f696 | 7119 | const struct pci_device_id *ent) |
9a799d71 AK |
7120 | { |
7121 | struct net_device *netdev; | |
7122 | struct ixgbe_adapter *adapter = NULL; | |
7123 | struct ixgbe_hw *hw; | |
7124 | const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data]; | |
9a799d71 AK |
7125 | static int cards_found; |
7126 | int i, err, pci_using_dac; | |
289700db | 7127 | u8 part_str[IXGBE_PBANUM_LENGTH]; |
c85a2618 | 7128 | unsigned int indices = num_possible_cpus(); |
eacd73f7 YZ |
7129 | #ifdef IXGBE_FCOE |
7130 | u16 device_caps; | |
7131 | #endif | |
289700db | 7132 | u32 eec; |
9a799d71 | 7133 | |
bded64a7 AG |
7134 | /* Catch broken hardware that put the wrong VF device ID in |
7135 | * the PCIe SR-IOV capability. | |
7136 | */ | |
7137 | if (pdev->is_virtfn) { | |
7138 | WARN(1, KERN_ERR "%s (%hx:%hx) should not be a VF!\n", | |
7139 | pci_name(pdev), pdev->vendor, pdev->device); | |
7140 | return -EINVAL; | |
7141 | } | |
7142 | ||
9ce77666 | 7143 | err = pci_enable_device_mem(pdev); |
9a799d71 AK |
7144 | if (err) |
7145 | return err; | |
7146 | ||
1b507730 NN |
7147 | if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64)) && |
7148 | !dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64))) { | |
9a799d71 AK |
7149 | pci_using_dac = 1; |
7150 | } else { | |
1b507730 | 7151 | err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32)); |
9a799d71 | 7152 | if (err) { |
1b507730 NN |
7153 | err = dma_set_coherent_mask(&pdev->dev, |
7154 | DMA_BIT_MASK(32)); | |
9a799d71 | 7155 | if (err) { |
b8bc0421 DC |
7156 | dev_err(&pdev->dev, |
7157 | "No usable DMA configuration, aborting\n"); | |
9a799d71 AK |
7158 | goto err_dma; |
7159 | } | |
7160 | } | |
7161 | pci_using_dac = 0; | |
7162 | } | |
7163 | ||
9ce77666 | 7164 | err = pci_request_selected_regions(pdev, pci_select_bars(pdev, |
e8e9f696 | 7165 | IORESOURCE_MEM), ixgbe_driver_name); |
9a799d71 | 7166 | if (err) { |
b8bc0421 DC |
7167 | dev_err(&pdev->dev, |
7168 | "pci_request_selected_regions failed 0x%x\n", err); | |
9a799d71 AK |
7169 | goto err_pci_reg; |
7170 | } | |
7171 | ||
19d5afd4 | 7172 | pci_enable_pcie_error_reporting(pdev); |
6fabd715 | 7173 | |
9a799d71 | 7174 | pci_set_master(pdev); |
fb3b27bc | 7175 | pci_save_state(pdev); |
9a799d71 | 7176 | |
e901acd6 JF |
7177 | #ifdef CONFIG_IXGBE_DCB |
7178 | indices *= MAX_TRAFFIC_CLASS; | |
7179 | #endif | |
7180 | ||
c85a2618 JF |
7181 | if (ii->mac == ixgbe_mac_82598EB) |
7182 | indices = min_t(unsigned int, indices, IXGBE_MAX_RSS_INDICES); | |
7183 | else | |
7184 | indices = min_t(unsigned int, indices, IXGBE_MAX_FDIR_INDICES); | |
7185 | ||
e901acd6 | 7186 | #ifdef IXGBE_FCOE |
c85a2618 JF |
7187 | indices += min_t(unsigned int, num_possible_cpus(), |
7188 | IXGBE_MAX_FCOE_INDICES); | |
7189 | #endif | |
c85a2618 | 7190 | netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices); |
9a799d71 AK |
7191 | if (!netdev) { |
7192 | err = -ENOMEM; | |
7193 | goto err_alloc_etherdev; | |
7194 | } | |
7195 | ||
9a799d71 AK |
7196 | SET_NETDEV_DEV(netdev, &pdev->dev); |
7197 | ||
9a799d71 | 7198 | adapter = netdev_priv(netdev); |
c60fbb00 | 7199 | pci_set_drvdata(pdev, adapter); |
9a799d71 AK |
7200 | |
7201 | adapter->netdev = netdev; | |
7202 | adapter->pdev = pdev; | |
7203 | hw = &adapter->hw; | |
7204 | hw->back = adapter; | |
7205 | adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1; | |
7206 | ||
05857980 | 7207 | hw->hw_addr = ioremap(pci_resource_start(pdev, 0), |
e8e9f696 | 7208 | pci_resource_len(pdev, 0)); |
9a799d71 AK |
7209 | if (!hw->hw_addr) { |
7210 | err = -EIO; | |
7211 | goto err_ioremap; | |
7212 | } | |
7213 | ||
7214 | for (i = 1; i <= 5; i++) { | |
7215 | if (pci_resource_len(pdev, i) == 0) | |
7216 | continue; | |
7217 | } | |
7218 | ||
0edc3527 | 7219 | netdev->netdev_ops = &ixgbe_netdev_ops; |
9a799d71 | 7220 | ixgbe_set_ethtool_ops(netdev); |
9a799d71 | 7221 | netdev->watchdog_timeo = 5 * HZ; |
9fe93afd | 7222 | strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1); |
9a799d71 | 7223 | |
9a799d71 AK |
7224 | adapter->bd_number = cards_found; |
7225 | ||
9a799d71 AK |
7226 | /* Setup hw api */ |
7227 | memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops)); | |
021230d4 | 7228 | hw->mac.type = ii->mac; |
9a799d71 | 7229 | |
c44ade9e JB |
7230 | /* EEPROM */ |
7231 | memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops)); | |
7232 | eec = IXGBE_READ_REG(hw, IXGBE_EEC); | |
7233 | /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */ | |
7234 | if (!(eec & (1 << 8))) | |
7235 | hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic; | |
7236 | ||
7237 | /* PHY */ | |
7238 | memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops)); | |
c4900be0 | 7239 | hw->phy.sfp_type = ixgbe_sfp_type_unknown; |
6b73e10d BH |
7240 | /* ixgbe_identify_phy_generic will set prtad and mmds properly */ |
7241 | hw->phy.mdio.prtad = MDIO_PRTAD_NONE; | |
7242 | hw->phy.mdio.mmds = 0; | |
7243 | hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22; | |
7244 | hw->phy.mdio.dev = netdev; | |
7245 | hw->phy.mdio.mdio_read = ixgbe_mdio_read; | |
7246 | hw->phy.mdio.mdio_write = ixgbe_mdio_write; | |
c4900be0 | 7247 | |
8ca783ab | 7248 | ii->get_invariants(hw); |
9a799d71 AK |
7249 | |
7250 | /* setup the private structure */ | |
7251 | err = ixgbe_sw_init(adapter); | |
7252 | if (err) | |
7253 | goto err_sw_init; | |
7254 | ||
e86bff0e | 7255 | /* Make it possible the adapter to be woken up via WOL */ |
b93a2226 DS |
7256 | switch (adapter->hw.mac.type) { |
7257 | case ixgbe_mac_82599EB: | |
7258 | case ixgbe_mac_X540: | |
e86bff0e | 7259 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0); |
b93a2226 DS |
7260 | break; |
7261 | default: | |
7262 | break; | |
7263 | } | |
e86bff0e | 7264 | |
bf069c97 DS |
7265 | /* |
7266 | * If there is a fan on this device and it has failed log the | |
7267 | * failure. | |
7268 | */ | |
7269 | if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) { | |
7270 | u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP); | |
7271 | if (esdp & IXGBE_ESDP_SDP1) | |
396e799c | 7272 | e_crit(probe, "Fan has stopped, replace the adapter\n"); |
bf069c97 DS |
7273 | } |
7274 | ||
c44ade9e | 7275 | /* reset_hw fills in the perm_addr as well */ |
119fc60a | 7276 | hw->phy.reset_if_overtemp = true; |
c44ade9e | 7277 | err = hw->mac.ops.reset_hw(hw); |
119fc60a | 7278 | hw->phy.reset_if_overtemp = false; |
8ca783ab DS |
7279 | if (err == IXGBE_ERR_SFP_NOT_PRESENT && |
7280 | hw->mac.type == ixgbe_mac_82598EB) { | |
8ca783ab DS |
7281 | err = 0; |
7282 | } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) { | |
7086400d | 7283 | e_dev_err("failed to load because an unsupported SFP+ " |
849c4542 ET |
7284 | "module type was detected.\n"); |
7285 | e_dev_err("Reload the driver after installing a supported " | |
7286 | "module.\n"); | |
04f165ef PW |
7287 | goto err_sw_init; |
7288 | } else if (err) { | |
849c4542 | 7289 | e_dev_err("HW Init failed: %d\n", err); |
c44ade9e JB |
7290 | goto err_sw_init; |
7291 | } | |
7292 | ||
1cdd1ec8 GR |
7293 | ixgbe_probe_vf(adapter, ii); |
7294 | ||
396e799c | 7295 | netdev->features = NETIF_F_SG | |
e8e9f696 | 7296 | NETIF_F_IP_CSUM | |
082757af | 7297 | NETIF_F_IPV6_CSUM | |
e8e9f696 JP |
7298 | NETIF_F_HW_VLAN_TX | |
7299 | NETIF_F_HW_VLAN_RX | | |
082757af DS |
7300 | NETIF_F_HW_VLAN_FILTER | |
7301 | NETIF_F_TSO | | |
7302 | NETIF_F_TSO6 | | |
082757af DS |
7303 | NETIF_F_RXHASH | |
7304 | NETIF_F_RXCSUM; | |
9a799d71 | 7305 | |
082757af | 7306 | netdev->hw_features = netdev->features; |
ad31c402 | 7307 | |
58be7666 DS |
7308 | switch (adapter->hw.mac.type) { |
7309 | case ixgbe_mac_82599EB: | |
7310 | case ixgbe_mac_X540: | |
45a5ead0 | 7311 | netdev->features |= NETIF_F_SCTP_CSUM; |
082757af DS |
7312 | netdev->hw_features |= NETIF_F_SCTP_CSUM | |
7313 | NETIF_F_NTUPLE; | |
58be7666 DS |
7314 | break; |
7315 | default: | |
7316 | break; | |
7317 | } | |
45a5ead0 | 7318 | |
ad31c402 JK |
7319 | netdev->vlan_features |= NETIF_F_TSO; |
7320 | netdev->vlan_features |= NETIF_F_TSO6; | |
22f32b7a | 7321 | netdev->vlan_features |= NETIF_F_IP_CSUM; |
cd1da503 | 7322 | netdev->vlan_features |= NETIF_F_IPV6_CSUM; |
ad31c402 JK |
7323 | netdev->vlan_features |= NETIF_F_SG; |
7324 | ||
01789349 JP |
7325 | netdev->priv_flags |= IFF_UNICAST_FLT; |
7326 | ||
1cdd1ec8 GR |
7327 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) |
7328 | adapter->flags &= ~(IXGBE_FLAG_RSS_ENABLED | | |
7329 | IXGBE_FLAG_DCB_ENABLED); | |
2f90b865 | 7330 | |
7a6b6f51 | 7331 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
7332 | netdev->dcbnl_ops = &dcbnl_ops; |
7333 | #endif | |
7334 | ||
eacd73f7 | 7335 | #ifdef IXGBE_FCOE |
0d551589 | 7336 | if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) { |
eacd73f7 YZ |
7337 | if (hw->mac.ops.get_device_caps) { |
7338 | hw->mac.ops.get_device_caps(hw, &device_caps); | |
0d551589 YZ |
7339 | if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS) |
7340 | adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE; | |
eacd73f7 YZ |
7341 | } |
7342 | } | |
5e09d7f6 YZ |
7343 | if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) { |
7344 | netdev->vlan_features |= NETIF_F_FCOE_CRC; | |
7345 | netdev->vlan_features |= NETIF_F_FSO; | |
7346 | netdev->vlan_features |= NETIF_F_FCOE_MTU; | |
7347 | } | |
eacd73f7 | 7348 | #endif /* IXGBE_FCOE */ |
7b872a55 | 7349 | if (pci_using_dac) { |
9a799d71 | 7350 | netdev->features |= NETIF_F_HIGHDMA; |
7b872a55 YZ |
7351 | netdev->vlan_features |= NETIF_F_HIGHDMA; |
7352 | } | |
9a799d71 | 7353 | |
082757af DS |
7354 | if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE) |
7355 | netdev->hw_features |= NETIF_F_LRO; | |
0c19d6af | 7356 | if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) |
f8212f97 AD |
7357 | netdev->features |= NETIF_F_LRO; |
7358 | ||
9a799d71 | 7359 | /* make sure the EEPROM is good */ |
c44ade9e | 7360 | if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) { |
849c4542 | 7361 | e_dev_err("The EEPROM Checksum Is Not Valid\n"); |
9a799d71 AK |
7362 | err = -EIO; |
7363 | goto err_eeprom; | |
7364 | } | |
7365 | ||
7366 | memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len); | |
7367 | memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len); | |
7368 | ||
c44ade9e | 7369 | if (ixgbe_validate_mac_addr(netdev->perm_addr)) { |
849c4542 | 7370 | e_dev_err("invalid MAC address\n"); |
9a799d71 AK |
7371 | err = -EIO; |
7372 | goto err_eeprom; | |
7373 | } | |
7374 | ||
c6ecf39a DS |
7375 | /* power down the optics for multispeed fiber and 82599 SFP+ fiber */ |
7376 | if (hw->mac.ops.disable_tx_laser && | |
7377 | ((hw->phy.multispeed_fiber) || | |
9f911707 | 7378 | ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) && |
c6ecf39a | 7379 | (hw->mac.type == ixgbe_mac_82599EB)))) |
61fac744 PW |
7380 | hw->mac.ops.disable_tx_laser(hw); |
7381 | ||
7086400d AD |
7382 | setup_timer(&adapter->service_timer, &ixgbe_service_timer, |
7383 | (unsigned long) adapter); | |
9a799d71 | 7384 | |
7086400d AD |
7385 | INIT_WORK(&adapter->service_task, ixgbe_service_task); |
7386 | clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state); | |
9a799d71 | 7387 | |
021230d4 AV |
7388 | err = ixgbe_init_interrupt_scheme(adapter); |
7389 | if (err) | |
7390 | goto err_sw_init; | |
9a799d71 | 7391 | |
082757af DS |
7392 | if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED)) { |
7393 | netdev->hw_features &= ~NETIF_F_RXHASH; | |
67a74ee2 | 7394 | netdev->features &= ~NETIF_F_RXHASH; |
082757af | 7395 | } |
67a74ee2 | 7396 | |
e8e26350 | 7397 | switch (pdev->device) { |
0b077fea DS |
7398 | case IXGBE_DEV_ID_82599_SFP: |
7399 | /* Only this subdevice supports WOL */ | |
7400 | if (pdev->subsystem_device == IXGBE_SUBDEV_ID_82599_SFP) | |
9417c464 | 7401 | adapter->wol = IXGBE_WUFC_MAG; |
0b077fea | 7402 | break; |
50d6c681 AD |
7403 | case IXGBE_DEV_ID_82599_COMBO_BACKPLANE: |
7404 | /* All except this subdevice support WOL */ | |
0b077fea | 7405 | if (pdev->subsystem_device != IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ) |
9417c464 | 7406 | adapter->wol = IXGBE_WUFC_MAG; |
0b077fea | 7407 | break; |
e8e26350 | 7408 | case IXGBE_DEV_ID_82599_KX4: |
9417c464 | 7409 | adapter->wol = IXGBE_WUFC_MAG; |
e8e26350 PW |
7410 | break; |
7411 | default: | |
7412 | adapter->wol = 0; | |
7413 | break; | |
7414 | } | |
e8e26350 PW |
7415 | device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol); |
7416 | ||
04f165ef PW |
7417 | /* pick up the PCI bus settings for reporting later */ |
7418 | hw->mac.ops.get_bus_info(hw); | |
7419 | ||
9a799d71 | 7420 | /* print bus type/speed/width info */ |
849c4542 | 7421 | e_dev_info("(PCI Express:%s:%s) %pM\n", |
6716344c DS |
7422 | (hw->bus.speed == ixgbe_bus_speed_5000 ? "5.0GT/s" : |
7423 | hw->bus.speed == ixgbe_bus_speed_2500 ? "2.5GT/s" : | |
e8e9f696 JP |
7424 | "Unknown"), |
7425 | (hw->bus.width == ixgbe_bus_width_pcie_x8 ? "Width x8" : | |
7426 | hw->bus.width == ixgbe_bus_width_pcie_x4 ? "Width x4" : | |
7427 | hw->bus.width == ixgbe_bus_width_pcie_x1 ? "Width x1" : | |
7428 | "Unknown"), | |
7429 | netdev->dev_addr); | |
289700db DS |
7430 | |
7431 | err = ixgbe_read_pba_string_generic(hw, part_str, IXGBE_PBANUM_LENGTH); | |
7432 | if (err) | |
9fe93afd | 7433 | strncpy(part_str, "Unknown", IXGBE_PBANUM_LENGTH); |
e8e26350 | 7434 | if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present) |
289700db | 7435 | e_dev_info("MAC: %d, PHY: %d, SFP+: %d, PBA No: %s\n", |
849c4542 | 7436 | hw->mac.type, hw->phy.type, hw->phy.sfp_type, |
289700db | 7437 | part_str); |
e8e26350 | 7438 | else |
289700db DS |
7439 | e_dev_info("MAC: %d, PHY: %d, PBA No: %s\n", |
7440 | hw->mac.type, hw->phy.type, part_str); | |
9a799d71 | 7441 | |
e8e26350 | 7442 | if (hw->bus.width <= ixgbe_bus_width_pcie_x4) { |
849c4542 ET |
7443 | e_dev_warn("PCI-Express bandwidth available for this card is " |
7444 | "not sufficient for optimal performance.\n"); | |
7445 | e_dev_warn("For optimal performance a x8 PCI-Express slot " | |
7446 | "is required.\n"); | |
0c254d86 AK |
7447 | } |
7448 | ||
34b0368c PWJ |
7449 | /* save off EEPROM version number */ |
7450 | hw->eeprom.ops.read(hw, 0x29, &adapter->eeprom_version); | |
7451 | ||
9a799d71 | 7452 | /* reset the hardware with the new settings */ |
794caeb2 | 7453 | err = hw->mac.ops.start_hw(hw); |
c44ade9e | 7454 | |
794caeb2 PWJ |
7455 | if (err == IXGBE_ERR_EEPROM_VERSION) { |
7456 | /* We are running on a pre-production device, log a warning */ | |
849c4542 ET |
7457 | e_dev_warn("This device is a pre-production adapter/LOM. " |
7458 | "Please be aware there may be issues associated " | |
7459 | "with your hardware. If you are experiencing " | |
7460 | "problems please contact your Intel or hardware " | |
7461 | "representative who provided you with this " | |
7462 | "hardware.\n"); | |
794caeb2 | 7463 | } |
9a799d71 AK |
7464 | strcpy(netdev->name, "eth%d"); |
7465 | err = register_netdev(netdev); | |
7466 | if (err) | |
7467 | goto err_register; | |
7468 | ||
54386467 JB |
7469 | /* carrier off reporting is important to ethtool even BEFORE open */ |
7470 | netif_carrier_off(netdev); | |
7471 | ||
5dd2d332 | 7472 | #ifdef CONFIG_IXGBE_DCA |
652f093f | 7473 | if (dca_add_requester(&pdev->dev) == 0) { |
bd0362dd | 7474 | adapter->flags |= IXGBE_FLAG_DCA_ENABLED; |
bd0362dd JC |
7475 | ixgbe_setup_dca(adapter); |
7476 | } | |
7477 | #endif | |
1cdd1ec8 | 7478 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) { |
396e799c | 7479 | e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs); |
1cdd1ec8 GR |
7480 | for (i = 0; i < adapter->num_vfs; i++) |
7481 | ixgbe_vf_configuration(pdev, (i | 0x10000000)); | |
7482 | } | |
7483 | ||
9612de92 ET |
7484 | /* Inform firmware of driver version */ |
7485 | if (hw->mac.ops.set_fw_drv_ver) | |
a38a104d DS |
7486 | hw->mac.ops.set_fw_drv_ver(hw, MAJ, MIN, BUILD, |
7487 | FW_CEM_UNUSED_VER); | |
9612de92 | 7488 | |
0365e6e4 PW |
7489 | /* add san mac addr to netdev */ |
7490 | ixgbe_add_sanmac_netdev(netdev); | |
9a799d71 | 7491 | |
849c4542 | 7492 | e_dev_info("Intel(R) 10 Gigabit Network Connection\n"); |
9a799d71 AK |
7493 | cards_found++; |
7494 | return 0; | |
7495 | ||
7496 | err_register: | |
5eba3699 | 7497 | ixgbe_release_hw_control(adapter); |
7a921c93 | 7498 | ixgbe_clear_interrupt_scheme(adapter); |
9a799d71 AK |
7499 | err_sw_init: |
7500 | err_eeprom: | |
1cdd1ec8 GR |
7501 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) |
7502 | ixgbe_disable_sriov(adapter); | |
7086400d | 7503 | adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP; |
9a799d71 AK |
7504 | iounmap(hw->hw_addr); |
7505 | err_ioremap: | |
7506 | free_netdev(netdev); | |
7507 | err_alloc_etherdev: | |
e8e9f696 JP |
7508 | pci_release_selected_regions(pdev, |
7509 | pci_select_bars(pdev, IORESOURCE_MEM)); | |
9a799d71 AK |
7510 | err_pci_reg: |
7511 | err_dma: | |
7512 | pci_disable_device(pdev); | |
7513 | return err; | |
7514 | } | |
7515 | ||
7516 | /** | |
7517 | * ixgbe_remove - Device Removal Routine | |
7518 | * @pdev: PCI device information struct | |
7519 | * | |
7520 | * ixgbe_remove is called by the PCI subsystem to alert the driver | |
7521 | * that it should release a PCI device. The could be caused by a | |
7522 | * Hot-Plug event, or because the driver is going to be removed from | |
7523 | * memory. | |
7524 | **/ | |
7525 | static void __devexit ixgbe_remove(struct pci_dev *pdev) | |
7526 | { | |
c60fbb00 AD |
7527 | struct ixgbe_adapter *adapter = pci_get_drvdata(pdev); |
7528 | struct net_device *netdev = adapter->netdev; | |
9a799d71 AK |
7529 | |
7530 | set_bit(__IXGBE_DOWN, &adapter->state); | |
7086400d | 7531 | cancel_work_sync(&adapter->service_task); |
9a799d71 | 7532 | |
5dd2d332 | 7533 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
7534 | if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) { |
7535 | adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED; | |
7536 | dca_remove_requester(&pdev->dev); | |
7537 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1); | |
7538 | } | |
7539 | ||
7540 | #endif | |
332d4a7d YZ |
7541 | #ifdef IXGBE_FCOE |
7542 | if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) | |
7543 | ixgbe_cleanup_fcoe(adapter); | |
7544 | ||
7545 | #endif /* IXGBE_FCOE */ | |
0365e6e4 PW |
7546 | |
7547 | /* remove the added san mac */ | |
7548 | ixgbe_del_sanmac_netdev(netdev); | |
7549 | ||
c4900be0 DS |
7550 | if (netdev->reg_state == NETREG_REGISTERED) |
7551 | unregister_netdev(netdev); | |
9a799d71 | 7552 | |
1cdd1ec8 GR |
7553 | if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) |
7554 | ixgbe_disable_sriov(adapter); | |
7555 | ||
7a921c93 | 7556 | ixgbe_clear_interrupt_scheme(adapter); |
5eba3699 | 7557 | |
021230d4 | 7558 | ixgbe_release_hw_control(adapter); |
9a799d71 AK |
7559 | |
7560 | iounmap(adapter->hw.hw_addr); | |
9ce77666 | 7561 | pci_release_selected_regions(pdev, pci_select_bars(pdev, |
e8e9f696 | 7562 | IORESOURCE_MEM)); |
9a799d71 | 7563 | |
849c4542 | 7564 | e_dev_info("complete\n"); |
021230d4 | 7565 | |
9a799d71 AK |
7566 | free_netdev(netdev); |
7567 | ||
19d5afd4 | 7568 | pci_disable_pcie_error_reporting(pdev); |
6fabd715 | 7569 | |
9a799d71 AK |
7570 | pci_disable_device(pdev); |
7571 | } | |
7572 | ||
7573 | /** | |
7574 | * ixgbe_io_error_detected - called when PCI error is detected | |
7575 | * @pdev: Pointer to PCI device | |
7576 | * @state: The current pci connection state | |
7577 | * | |
7578 | * This function is called after a PCI bus error affecting | |
7579 | * this device has been detected. | |
7580 | */ | |
7581 | static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev, | |
e8e9f696 | 7582 | pci_channel_state_t state) |
9a799d71 | 7583 | { |
c60fbb00 AD |
7584 | struct ixgbe_adapter *adapter = pci_get_drvdata(pdev); |
7585 | struct net_device *netdev = adapter->netdev; | |
9a799d71 AK |
7586 | |
7587 | netif_device_detach(netdev); | |
7588 | ||
3044b8d1 BL |
7589 | if (state == pci_channel_io_perm_failure) |
7590 | return PCI_ERS_RESULT_DISCONNECT; | |
7591 | ||
9a799d71 AK |
7592 | if (netif_running(netdev)) |
7593 | ixgbe_down(adapter); | |
7594 | pci_disable_device(pdev); | |
7595 | ||
b4617240 | 7596 | /* Request a slot reset. */ |
9a799d71 AK |
7597 | return PCI_ERS_RESULT_NEED_RESET; |
7598 | } | |
7599 | ||
7600 | /** | |
7601 | * ixgbe_io_slot_reset - called after the pci bus has been reset. | |
7602 | * @pdev: Pointer to PCI device | |
7603 | * | |
7604 | * Restart the card from scratch, as if from a cold-boot. | |
7605 | */ | |
7606 | static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev) | |
7607 | { | |
c60fbb00 | 7608 | struct ixgbe_adapter *adapter = pci_get_drvdata(pdev); |
6fabd715 PWJ |
7609 | pci_ers_result_t result; |
7610 | int err; | |
9a799d71 | 7611 | |
9ce77666 | 7612 | if (pci_enable_device_mem(pdev)) { |
396e799c | 7613 | e_err(probe, "Cannot re-enable PCI device after reset.\n"); |
6fabd715 PWJ |
7614 | result = PCI_ERS_RESULT_DISCONNECT; |
7615 | } else { | |
7616 | pci_set_master(pdev); | |
7617 | pci_restore_state(pdev); | |
c0e1f68b | 7618 | pci_save_state(pdev); |
9a799d71 | 7619 | |
dd4d8ca6 | 7620 | pci_wake_from_d3(pdev, false); |
9a799d71 | 7621 | |
6fabd715 | 7622 | ixgbe_reset(adapter); |
88512539 | 7623 | IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0); |
6fabd715 PWJ |
7624 | result = PCI_ERS_RESULT_RECOVERED; |
7625 | } | |
7626 | ||
7627 | err = pci_cleanup_aer_uncorrect_error_status(pdev); | |
7628 | if (err) { | |
849c4542 ET |
7629 | e_dev_err("pci_cleanup_aer_uncorrect_error_status " |
7630 | "failed 0x%0x\n", err); | |
6fabd715 PWJ |
7631 | /* non-fatal, continue */ |
7632 | } | |
9a799d71 | 7633 | |
6fabd715 | 7634 | return result; |
9a799d71 AK |
7635 | } |
7636 | ||
7637 | /** | |
7638 | * ixgbe_io_resume - called when traffic can start flowing again. | |
7639 | * @pdev: Pointer to PCI device | |
7640 | * | |
7641 | * This callback is called when the error recovery driver tells us that | |
7642 | * its OK to resume normal operation. | |
7643 | */ | |
7644 | static void ixgbe_io_resume(struct pci_dev *pdev) | |
7645 | { | |
c60fbb00 AD |
7646 | struct ixgbe_adapter *adapter = pci_get_drvdata(pdev); |
7647 | struct net_device *netdev = adapter->netdev; | |
9a799d71 | 7648 | |
c7ccde0f AD |
7649 | if (netif_running(netdev)) |
7650 | ixgbe_up(adapter); | |
9a799d71 AK |
7651 | |
7652 | netif_device_attach(netdev); | |
9a799d71 AK |
7653 | } |
7654 | ||
7655 | static struct pci_error_handlers ixgbe_err_handler = { | |
7656 | .error_detected = ixgbe_io_error_detected, | |
7657 | .slot_reset = ixgbe_io_slot_reset, | |
7658 | .resume = ixgbe_io_resume, | |
7659 | }; | |
7660 | ||
7661 | static struct pci_driver ixgbe_driver = { | |
7662 | .name = ixgbe_driver_name, | |
7663 | .id_table = ixgbe_pci_tbl, | |
7664 | .probe = ixgbe_probe, | |
7665 | .remove = __devexit_p(ixgbe_remove), | |
7666 | #ifdef CONFIG_PM | |
7667 | .suspend = ixgbe_suspend, | |
7668 | .resume = ixgbe_resume, | |
7669 | #endif | |
7670 | .shutdown = ixgbe_shutdown, | |
7671 | .err_handler = &ixgbe_err_handler | |
7672 | }; | |
7673 | ||
7674 | /** | |
7675 | * ixgbe_init_module - Driver Registration Routine | |
7676 | * | |
7677 | * ixgbe_init_module is the first routine called when the driver is | |
7678 | * loaded. All it does is register with the PCI subsystem. | |
7679 | **/ | |
7680 | static int __init ixgbe_init_module(void) | |
7681 | { | |
7682 | int ret; | |
c7689578 | 7683 | pr_info("%s - version %s\n", ixgbe_driver_string, ixgbe_driver_version); |
849c4542 | 7684 | pr_info("%s\n", ixgbe_copyright); |
9a799d71 | 7685 | |
5dd2d332 | 7686 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 7687 | dca_register_notify(&dca_notifier); |
bd0362dd | 7688 | #endif |
5dd2d332 | 7689 | |
9a799d71 AK |
7690 | ret = pci_register_driver(&ixgbe_driver); |
7691 | return ret; | |
7692 | } | |
b4617240 | 7693 | |
9a799d71 AK |
7694 | module_init(ixgbe_init_module); |
7695 | ||
7696 | /** | |
7697 | * ixgbe_exit_module - Driver Exit Cleanup Routine | |
7698 | * | |
7699 | * ixgbe_exit_module is called just before the driver is removed | |
7700 | * from memory. | |
7701 | **/ | |
7702 | static void __exit ixgbe_exit_module(void) | |
7703 | { | |
5dd2d332 | 7704 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
7705 | dca_unregister_notify(&dca_notifier); |
7706 | #endif | |
9a799d71 | 7707 | pci_unregister_driver(&ixgbe_driver); |
1a51502b | 7708 | rcu_barrier(); /* Wait for completion of call_rcu()'s */ |
9a799d71 | 7709 | } |
bd0362dd | 7710 | |
5dd2d332 | 7711 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd | 7712 | static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event, |
e8e9f696 | 7713 | void *p) |
bd0362dd JC |
7714 | { |
7715 | int ret_val; | |
7716 | ||
7717 | ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event, | |
e8e9f696 | 7718 | __ixgbe_notify_dca); |
bd0362dd JC |
7719 | |
7720 | return ret_val ? NOTIFY_BAD : NOTIFY_DONE; | |
7721 | } | |
b453368d | 7722 | |
5dd2d332 | 7723 | #endif /* CONFIG_IXGBE_DCA */ |
849c4542 | 7724 | |
9a799d71 AK |
7725 | module_exit(ixgbe_exit_module); |
7726 | ||
7727 | /* ixgbe_main.c */ |