Commit | Line | Data |
---|---|---|
b6016b76 MC |
1 | /* bnx2.c: Broadcom NX2 network driver. |
2 | * | |
feebb331 | 3 | * Copyright (c) 2004-2008 Broadcom Corporation |
b6016b76 MC |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * Written by: Michael Chan (mchan@broadcom.com) | |
10 | */ | |
11 | ||
f2a4f052 MC |
12 | |
13 | #include <linux/module.h> | |
14 | #include <linux/moduleparam.h> | |
15 | ||
16 | #include <linux/kernel.h> | |
17 | #include <linux/timer.h> | |
18 | #include <linux/errno.h> | |
19 | #include <linux/ioport.h> | |
20 | #include <linux/slab.h> | |
21 | #include <linux/vmalloc.h> | |
22 | #include <linux/interrupt.h> | |
23 | #include <linux/pci.h> | |
24 | #include <linux/init.h> | |
25 | #include <linux/netdevice.h> | |
26 | #include <linux/etherdevice.h> | |
27 | #include <linux/skbuff.h> | |
28 | #include <linux/dma-mapping.h> | |
1977f032 | 29 | #include <linux/bitops.h> |
f2a4f052 MC |
30 | #include <asm/io.h> |
31 | #include <asm/irq.h> | |
32 | #include <linux/delay.h> | |
33 | #include <asm/byteorder.h> | |
c86a31f4 | 34 | #include <asm/page.h> |
f2a4f052 MC |
35 | #include <linux/time.h> |
36 | #include <linux/ethtool.h> | |
37 | #include <linux/mii.h> | |
38 | #ifdef NETIF_F_HW_VLAN_TX | |
39 | #include <linux/if_vlan.h> | |
40 | #define BCM_VLAN 1 | |
41 | #endif | |
f2a4f052 | 42 | #include <net/ip.h> |
de081fa5 | 43 | #include <net/tcp.h> |
f2a4f052 | 44 | #include <net/checksum.h> |
f2a4f052 MC |
45 | #include <linux/workqueue.h> |
46 | #include <linux/crc32.h> | |
47 | #include <linux/prefetch.h> | |
29b12174 | 48 | #include <linux/cache.h> |
fba9fe91 | 49 | #include <linux/zlib.h> |
f2a4f052 | 50 | |
b6016b76 MC |
51 | #include "bnx2.h" |
52 | #include "bnx2_fw.h" | |
d43584c8 | 53 | #include "bnx2_fw2.h" |
b6016b76 | 54 | |
110d0ef9 | 55 | #define FW_BUF_SIZE 0x10000 |
b3448b0b | 56 | |
b6016b76 MC |
57 | #define DRV_MODULE_NAME "bnx2" |
58 | #define PFX DRV_MODULE_NAME ": " | |
8427f136 MC |
59 | #define DRV_MODULE_VERSION "1.7.7" |
60 | #define DRV_MODULE_RELDATE "June 17, 2008" | |
b6016b76 MC |
61 | |
62 | #define RUN_AT(x) (jiffies + (x)) | |
63 | ||
64 | /* Time in jiffies before concluding the transmitter is hung. */ | |
65 | #define TX_TIMEOUT (5*HZ) | |
66 | ||
fefa8645 | 67 | static char version[] __devinitdata = |
b6016b76 MC |
68 | "Broadcom NetXtreme II Gigabit Ethernet Driver " DRV_MODULE_NAME " v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n"; |
69 | ||
70 | MODULE_AUTHOR("Michael Chan <mchan@broadcom.com>"); | |
8427f136 | 71 | MODULE_DESCRIPTION("Broadcom NetXtreme II BCM5706/5708/5709 Driver"); |
b6016b76 MC |
72 | MODULE_LICENSE("GPL"); |
73 | MODULE_VERSION(DRV_MODULE_VERSION); | |
74 | ||
75 | static int disable_msi = 0; | |
76 | ||
77 | module_param(disable_msi, int, 0); | |
78 | MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)"); | |
79 | ||
80 | typedef enum { | |
81 | BCM5706 = 0, | |
82 | NC370T, | |
83 | NC370I, | |
84 | BCM5706S, | |
85 | NC370F, | |
5b0c76ad MC |
86 | BCM5708, |
87 | BCM5708S, | |
bac0dff6 | 88 | BCM5709, |
27a005b8 | 89 | BCM5709S, |
b6016b76 MC |
90 | } board_t; |
91 | ||
92 | /* indexed by board_t, above */ | |
fefa8645 | 93 | static struct { |
b6016b76 MC |
94 | char *name; |
95 | } board_info[] __devinitdata = { | |
96 | { "Broadcom NetXtreme II BCM5706 1000Base-T" }, | |
97 | { "HP NC370T Multifunction Gigabit Server Adapter" }, | |
98 | { "HP NC370i Multifunction Gigabit Server Adapter" }, | |
99 | { "Broadcom NetXtreme II BCM5706 1000Base-SX" }, | |
100 | { "HP NC370F Multifunction Gigabit Server Adapter" }, | |
5b0c76ad MC |
101 | { "Broadcom NetXtreme II BCM5708 1000Base-T" }, |
102 | { "Broadcom NetXtreme II BCM5708 1000Base-SX" }, | |
bac0dff6 | 103 | { "Broadcom NetXtreme II BCM5709 1000Base-T" }, |
27a005b8 | 104 | { "Broadcom NetXtreme II BCM5709 1000Base-SX" }, |
b6016b76 MC |
105 | }; |
106 | ||
107 | static struct pci_device_id bnx2_pci_tbl[] = { | |
108 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706, | |
109 | PCI_VENDOR_ID_HP, 0x3101, 0, 0, NC370T }, | |
110 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706, | |
111 | PCI_VENDOR_ID_HP, 0x3106, 0, 0, NC370I }, | |
112 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706, | |
113 | PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5706 }, | |
5b0c76ad MC |
114 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5708, |
115 | PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5708 }, | |
b6016b76 MC |
116 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706S, |
117 | PCI_VENDOR_ID_HP, 0x3102, 0, 0, NC370F }, | |
118 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706S, | |
119 | PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5706S }, | |
5b0c76ad MC |
120 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5708S, |
121 | PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5708S }, | |
bac0dff6 MC |
122 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5709, |
123 | PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5709 }, | |
27a005b8 MC |
124 | { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5709S, |
125 | PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5709S }, | |
b6016b76 MC |
126 | { 0, } |
127 | }; | |
128 | ||
129 | static struct flash_spec flash_table[] = | |
130 | { | |
e30372c9 MC |
131 | #define BUFFERED_FLAGS (BNX2_NV_BUFFERED | BNX2_NV_TRANSLATE) |
132 | #define NONBUFFERED_FLAGS (BNX2_NV_WREN) | |
b6016b76 | 133 | /* Slow EEPROM */ |
37137709 | 134 | {0x00000000, 0x40830380, 0x009f0081, 0xa184a053, 0xaf000400, |
e30372c9 | 135 | BUFFERED_FLAGS, SEEPROM_PAGE_BITS, SEEPROM_PAGE_SIZE, |
b6016b76 MC |
136 | SEEPROM_BYTE_ADDR_MASK, SEEPROM_TOTAL_SIZE, |
137 | "EEPROM - slow"}, | |
37137709 MC |
138 | /* Expansion entry 0001 */ |
139 | {0x08000002, 0x4b808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 140 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
141 | SAIFUN_FLASH_BYTE_ADDR_MASK, 0, |
142 | "Entry 0001"}, | |
b6016b76 MC |
143 | /* Saifun SA25F010 (non-buffered flash) */ |
144 | /* strap, cfg1, & write1 need updates */ | |
37137709 | 145 | {0x04000001, 0x47808201, 0x00050081, 0x03840253, 0xaf020406, |
e30372c9 | 146 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
b6016b76 MC |
147 | SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE*2, |
148 | "Non-buffered flash (128kB)"}, | |
149 | /* Saifun SA25F020 (non-buffered flash) */ | |
150 | /* strap, cfg1, & write1 need updates */ | |
37137709 | 151 | {0x0c000003, 0x4f808201, 0x00050081, 0x03840253, 0xaf020406, |
e30372c9 | 152 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
b6016b76 MC |
153 | SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE*4, |
154 | "Non-buffered flash (256kB)"}, | |
37137709 MC |
155 | /* Expansion entry 0100 */ |
156 | {0x11000000, 0x53808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 157 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
158 | SAIFUN_FLASH_BYTE_ADDR_MASK, 0, |
159 | "Entry 0100"}, | |
160 | /* Entry 0101: ST M45PE10 (non-buffered flash, TetonII B0) */ | |
6aa20a22 | 161 | {0x19000002, 0x5b808201, 0x000500db, 0x03840253, 0xaf020406, |
e30372c9 | 162 | NONBUFFERED_FLAGS, ST_MICRO_FLASH_PAGE_BITS, ST_MICRO_FLASH_PAGE_SIZE, |
37137709 MC |
163 | ST_MICRO_FLASH_BYTE_ADDR_MASK, ST_MICRO_FLASH_BASE_TOTAL_SIZE*2, |
164 | "Entry 0101: ST M45PE10 (128kB non-bufferred)"}, | |
165 | /* Entry 0110: ST M45PE20 (non-buffered flash)*/ | |
166 | {0x15000001, 0x57808201, 0x000500db, 0x03840253, 0xaf020406, | |
e30372c9 | 167 | NONBUFFERED_FLAGS, ST_MICRO_FLASH_PAGE_BITS, ST_MICRO_FLASH_PAGE_SIZE, |
37137709 MC |
168 | ST_MICRO_FLASH_BYTE_ADDR_MASK, ST_MICRO_FLASH_BASE_TOTAL_SIZE*4, |
169 | "Entry 0110: ST M45PE20 (256kB non-bufferred)"}, | |
170 | /* Saifun SA25F005 (non-buffered flash) */ | |
171 | /* strap, cfg1, & write1 need updates */ | |
172 | {0x1d000003, 0x5f808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 173 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
174 | SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE, |
175 | "Non-buffered flash (64kB)"}, | |
176 | /* Fast EEPROM */ | |
177 | {0x22000000, 0x62808380, 0x009f0081, 0xa184a053, 0xaf000400, | |
e30372c9 | 178 | BUFFERED_FLAGS, SEEPROM_PAGE_BITS, SEEPROM_PAGE_SIZE, |
37137709 MC |
179 | SEEPROM_BYTE_ADDR_MASK, SEEPROM_TOTAL_SIZE, |
180 | "EEPROM - fast"}, | |
181 | /* Expansion entry 1001 */ | |
182 | {0x2a000002, 0x6b808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 183 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
184 | SAIFUN_FLASH_BYTE_ADDR_MASK, 0, |
185 | "Entry 1001"}, | |
186 | /* Expansion entry 1010 */ | |
187 | {0x26000001, 0x67808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 188 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
189 | SAIFUN_FLASH_BYTE_ADDR_MASK, 0, |
190 | "Entry 1010"}, | |
191 | /* ATMEL AT45DB011B (buffered flash) */ | |
192 | {0x2e000003, 0x6e808273, 0x00570081, 0x68848353, 0xaf000400, | |
e30372c9 | 193 | BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE, |
37137709 MC |
194 | BUFFERED_FLASH_BYTE_ADDR_MASK, BUFFERED_FLASH_TOTAL_SIZE, |
195 | "Buffered flash (128kB)"}, | |
196 | /* Expansion entry 1100 */ | |
197 | {0x33000000, 0x73808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 198 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
199 | SAIFUN_FLASH_BYTE_ADDR_MASK, 0, |
200 | "Entry 1100"}, | |
201 | /* Expansion entry 1101 */ | |
202 | {0x3b000002, 0x7b808201, 0x00050081, 0x03840253, 0xaf020406, | |
e30372c9 | 203 | NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE, |
37137709 MC |
204 | SAIFUN_FLASH_BYTE_ADDR_MASK, 0, |
205 | "Entry 1101"}, | |
206 | /* Ateml Expansion entry 1110 */ | |
207 | {0x37000001, 0x76808273, 0x00570081, 0x68848353, 0xaf000400, | |
e30372c9 | 208 | BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE, |
37137709 MC |
209 | BUFFERED_FLASH_BYTE_ADDR_MASK, 0, |
210 | "Entry 1110 (Atmel)"}, | |
211 | /* ATMEL AT45DB021B (buffered flash) */ | |
212 | {0x3f000003, 0x7e808273, 0x00570081, 0x68848353, 0xaf000400, | |
e30372c9 | 213 | BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE, |
37137709 MC |
214 | BUFFERED_FLASH_BYTE_ADDR_MASK, BUFFERED_FLASH_TOTAL_SIZE*2, |
215 | "Buffered flash (256kB)"}, | |
b6016b76 MC |
216 | }; |
217 | ||
e30372c9 MC |
218 | static struct flash_spec flash_5709 = { |
219 | .flags = BNX2_NV_BUFFERED, | |
220 | .page_bits = BCM5709_FLASH_PAGE_BITS, | |
221 | .page_size = BCM5709_FLASH_PAGE_SIZE, | |
222 | .addr_mask = BCM5709_FLASH_BYTE_ADDR_MASK, | |
223 | .total_size = BUFFERED_FLASH_TOTAL_SIZE*2, | |
224 | .name = "5709 Buffered flash (256kB)", | |
225 | }; | |
226 | ||
b6016b76 MC |
227 | MODULE_DEVICE_TABLE(pci, bnx2_pci_tbl); |
228 | ||
35e9010b | 229 | static inline u32 bnx2_tx_avail(struct bnx2 *bp, struct bnx2_tx_ring_info *txr) |
e89bbf10 | 230 | { |
2f8af120 | 231 | u32 diff; |
e89bbf10 | 232 | |
2f8af120 | 233 | smp_mb(); |
faac9c4b MC |
234 | |
235 | /* The ring uses 256 indices for 255 entries, one of them | |
236 | * needs to be skipped. | |
237 | */ | |
35e9010b | 238 | diff = txr->tx_prod - txr->tx_cons; |
faac9c4b MC |
239 | if (unlikely(diff >= TX_DESC_CNT)) { |
240 | diff &= 0xffff; | |
241 | if (diff == TX_DESC_CNT) | |
242 | diff = MAX_TX_DESC_CNT; | |
243 | } | |
e89bbf10 MC |
244 | return (bp->tx_ring_size - diff); |
245 | } | |
246 | ||
b6016b76 MC |
247 | static u32 |
248 | bnx2_reg_rd_ind(struct bnx2 *bp, u32 offset) | |
249 | { | |
1b8227c4 MC |
250 | u32 val; |
251 | ||
252 | spin_lock_bh(&bp->indirect_lock); | |
b6016b76 | 253 | REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, offset); |
1b8227c4 MC |
254 | val = REG_RD(bp, BNX2_PCICFG_REG_WINDOW); |
255 | spin_unlock_bh(&bp->indirect_lock); | |
256 | return val; | |
b6016b76 MC |
257 | } |
258 | ||
259 | static void | |
260 | bnx2_reg_wr_ind(struct bnx2 *bp, u32 offset, u32 val) | |
261 | { | |
1b8227c4 | 262 | spin_lock_bh(&bp->indirect_lock); |
b6016b76 MC |
263 | REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, offset); |
264 | REG_WR(bp, BNX2_PCICFG_REG_WINDOW, val); | |
1b8227c4 | 265 | spin_unlock_bh(&bp->indirect_lock); |
b6016b76 MC |
266 | } |
267 | ||
2726d6e1 MC |
268 | static void |
269 | bnx2_shmem_wr(struct bnx2 *bp, u32 offset, u32 val) | |
270 | { | |
271 | bnx2_reg_wr_ind(bp, bp->shmem_base + offset, val); | |
272 | } | |
273 | ||
274 | static u32 | |
275 | bnx2_shmem_rd(struct bnx2 *bp, u32 offset) | |
276 | { | |
277 | return (bnx2_reg_rd_ind(bp, bp->shmem_base + offset)); | |
278 | } | |
279 | ||
b6016b76 MC |
280 | static void |
281 | bnx2_ctx_wr(struct bnx2 *bp, u32 cid_addr, u32 offset, u32 val) | |
282 | { | |
283 | offset += cid_addr; | |
1b8227c4 | 284 | spin_lock_bh(&bp->indirect_lock); |
59b47d8a MC |
285 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
286 | int i; | |
287 | ||
288 | REG_WR(bp, BNX2_CTX_CTX_DATA, val); | |
289 | REG_WR(bp, BNX2_CTX_CTX_CTRL, | |
290 | offset | BNX2_CTX_CTX_CTRL_WRITE_REQ); | |
291 | for (i = 0; i < 5; i++) { | |
292 | u32 val; | |
293 | val = REG_RD(bp, BNX2_CTX_CTX_CTRL); | |
294 | if ((val & BNX2_CTX_CTX_CTRL_WRITE_REQ) == 0) | |
295 | break; | |
296 | udelay(5); | |
297 | } | |
298 | } else { | |
299 | REG_WR(bp, BNX2_CTX_DATA_ADR, offset); | |
300 | REG_WR(bp, BNX2_CTX_DATA, val); | |
301 | } | |
1b8227c4 | 302 | spin_unlock_bh(&bp->indirect_lock); |
b6016b76 MC |
303 | } |
304 | ||
305 | static int | |
306 | bnx2_read_phy(struct bnx2 *bp, u32 reg, u32 *val) | |
307 | { | |
308 | u32 val1; | |
309 | int i, ret; | |
310 | ||
583c28e5 | 311 | if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) { |
b6016b76 MC |
312 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE); |
313 | val1 &= ~BNX2_EMAC_MDIO_MODE_AUTO_POLL; | |
314 | ||
315 | REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1); | |
316 | REG_RD(bp, BNX2_EMAC_MDIO_MODE); | |
317 | ||
318 | udelay(40); | |
319 | } | |
320 | ||
321 | val1 = (bp->phy_addr << 21) | (reg << 16) | | |
322 | BNX2_EMAC_MDIO_COMM_COMMAND_READ | BNX2_EMAC_MDIO_COMM_DISEXT | | |
323 | BNX2_EMAC_MDIO_COMM_START_BUSY; | |
324 | REG_WR(bp, BNX2_EMAC_MDIO_COMM, val1); | |
325 | ||
326 | for (i = 0; i < 50; i++) { | |
327 | udelay(10); | |
328 | ||
329 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM); | |
330 | if (!(val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)) { | |
331 | udelay(5); | |
332 | ||
333 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM); | |
334 | val1 &= BNX2_EMAC_MDIO_COMM_DATA; | |
335 | ||
336 | break; | |
337 | } | |
338 | } | |
339 | ||
340 | if (val1 & BNX2_EMAC_MDIO_COMM_START_BUSY) { | |
341 | *val = 0x0; | |
342 | ret = -EBUSY; | |
343 | } | |
344 | else { | |
345 | *val = val1; | |
346 | ret = 0; | |
347 | } | |
348 | ||
583c28e5 | 349 | if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) { |
b6016b76 MC |
350 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE); |
351 | val1 |= BNX2_EMAC_MDIO_MODE_AUTO_POLL; | |
352 | ||
353 | REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1); | |
354 | REG_RD(bp, BNX2_EMAC_MDIO_MODE); | |
355 | ||
356 | udelay(40); | |
357 | } | |
358 | ||
359 | return ret; | |
360 | } | |
361 | ||
362 | static int | |
363 | bnx2_write_phy(struct bnx2 *bp, u32 reg, u32 val) | |
364 | { | |
365 | u32 val1; | |
366 | int i, ret; | |
367 | ||
583c28e5 | 368 | if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) { |
b6016b76 MC |
369 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE); |
370 | val1 &= ~BNX2_EMAC_MDIO_MODE_AUTO_POLL; | |
371 | ||
372 | REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1); | |
373 | REG_RD(bp, BNX2_EMAC_MDIO_MODE); | |
374 | ||
375 | udelay(40); | |
376 | } | |
377 | ||
378 | val1 = (bp->phy_addr << 21) | (reg << 16) | val | | |
379 | BNX2_EMAC_MDIO_COMM_COMMAND_WRITE | | |
380 | BNX2_EMAC_MDIO_COMM_START_BUSY | BNX2_EMAC_MDIO_COMM_DISEXT; | |
381 | REG_WR(bp, BNX2_EMAC_MDIO_COMM, val1); | |
6aa20a22 | 382 | |
b6016b76 MC |
383 | for (i = 0; i < 50; i++) { |
384 | udelay(10); | |
385 | ||
386 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM); | |
387 | if (!(val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)) { | |
388 | udelay(5); | |
389 | break; | |
390 | } | |
391 | } | |
392 | ||
393 | if (val1 & BNX2_EMAC_MDIO_COMM_START_BUSY) | |
394 | ret = -EBUSY; | |
395 | else | |
396 | ret = 0; | |
397 | ||
583c28e5 | 398 | if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) { |
b6016b76 MC |
399 | val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE); |
400 | val1 |= BNX2_EMAC_MDIO_MODE_AUTO_POLL; | |
401 | ||
402 | REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1); | |
403 | REG_RD(bp, BNX2_EMAC_MDIO_MODE); | |
404 | ||
405 | udelay(40); | |
406 | } | |
407 | ||
408 | return ret; | |
409 | } | |
410 | ||
411 | static void | |
412 | bnx2_disable_int(struct bnx2 *bp) | |
413 | { | |
b4b36042 MC |
414 | int i; |
415 | struct bnx2_napi *bnapi; | |
416 | ||
417 | for (i = 0; i < bp->irq_nvecs; i++) { | |
418 | bnapi = &bp->bnx2_napi[i]; | |
419 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num | | |
420 | BNX2_PCICFG_INT_ACK_CMD_MASK_INT); | |
421 | } | |
b6016b76 MC |
422 | REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD); |
423 | } | |
424 | ||
425 | static void | |
426 | bnx2_enable_int(struct bnx2 *bp) | |
427 | { | |
b4b36042 MC |
428 | int i; |
429 | struct bnx2_napi *bnapi; | |
35efa7c1 | 430 | |
b4b36042 MC |
431 | for (i = 0; i < bp->irq_nvecs; i++) { |
432 | bnapi = &bp->bnx2_napi[i]; | |
1269a8a6 | 433 | |
b4b36042 MC |
434 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num | |
435 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | | |
436 | BNX2_PCICFG_INT_ACK_CMD_MASK_INT | | |
437 | bnapi->last_status_idx); | |
b6016b76 | 438 | |
b4b36042 MC |
439 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num | |
440 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | | |
441 | bnapi->last_status_idx); | |
442 | } | |
bf5295bb | 443 | REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW); |
b6016b76 MC |
444 | } |
445 | ||
446 | static void | |
447 | bnx2_disable_int_sync(struct bnx2 *bp) | |
448 | { | |
b4b36042 MC |
449 | int i; |
450 | ||
b6016b76 MC |
451 | atomic_inc(&bp->intr_sem); |
452 | bnx2_disable_int(bp); | |
b4b36042 MC |
453 | for (i = 0; i < bp->irq_nvecs; i++) |
454 | synchronize_irq(bp->irq_tbl[i].vector); | |
b6016b76 MC |
455 | } |
456 | ||
35efa7c1 MC |
457 | static void |
458 | bnx2_napi_disable(struct bnx2 *bp) | |
459 | { | |
b4b36042 MC |
460 | int i; |
461 | ||
462 | for (i = 0; i < bp->irq_nvecs; i++) | |
463 | napi_disable(&bp->bnx2_napi[i].napi); | |
35efa7c1 MC |
464 | } |
465 | ||
466 | static void | |
467 | bnx2_napi_enable(struct bnx2 *bp) | |
468 | { | |
b4b36042 MC |
469 | int i; |
470 | ||
471 | for (i = 0; i < bp->irq_nvecs; i++) | |
472 | napi_enable(&bp->bnx2_napi[i].napi); | |
35efa7c1 MC |
473 | } |
474 | ||
b6016b76 MC |
475 | static void |
476 | bnx2_netif_stop(struct bnx2 *bp) | |
477 | { | |
478 | bnx2_disable_int_sync(bp); | |
479 | if (netif_running(bp->dev)) { | |
35efa7c1 | 480 | bnx2_napi_disable(bp); |
b6016b76 MC |
481 | netif_tx_disable(bp->dev); |
482 | bp->dev->trans_start = jiffies; /* prevent tx timeout */ | |
483 | } | |
484 | } | |
485 | ||
486 | static void | |
487 | bnx2_netif_start(struct bnx2 *bp) | |
488 | { | |
489 | if (atomic_dec_and_test(&bp->intr_sem)) { | |
490 | if (netif_running(bp->dev)) { | |
491 | netif_wake_queue(bp->dev); | |
35efa7c1 | 492 | bnx2_napi_enable(bp); |
b6016b76 MC |
493 | bnx2_enable_int(bp); |
494 | } | |
495 | } | |
496 | } | |
497 | ||
35e9010b MC |
498 | static void |
499 | bnx2_free_tx_mem(struct bnx2 *bp) | |
500 | { | |
501 | int i; | |
502 | ||
503 | for (i = 0; i < bp->num_tx_rings; i++) { | |
504 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; | |
505 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; | |
506 | ||
507 | if (txr->tx_desc_ring) { | |
508 | pci_free_consistent(bp->pdev, TXBD_RING_SIZE, | |
509 | txr->tx_desc_ring, | |
510 | txr->tx_desc_mapping); | |
511 | txr->tx_desc_ring = NULL; | |
512 | } | |
513 | kfree(txr->tx_buf_ring); | |
514 | txr->tx_buf_ring = NULL; | |
515 | } | |
516 | } | |
517 | ||
bb4f98ab MC |
518 | static void |
519 | bnx2_free_rx_mem(struct bnx2 *bp) | |
520 | { | |
521 | int i; | |
522 | ||
523 | for (i = 0; i < bp->num_rx_rings; i++) { | |
524 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; | |
525 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; | |
526 | int j; | |
527 | ||
528 | for (j = 0; j < bp->rx_max_ring; j++) { | |
529 | if (rxr->rx_desc_ring[j]) | |
530 | pci_free_consistent(bp->pdev, RXBD_RING_SIZE, | |
531 | rxr->rx_desc_ring[j], | |
532 | rxr->rx_desc_mapping[j]); | |
533 | rxr->rx_desc_ring[j] = NULL; | |
534 | } | |
535 | if (rxr->rx_buf_ring) | |
536 | vfree(rxr->rx_buf_ring); | |
537 | rxr->rx_buf_ring = NULL; | |
538 | ||
539 | for (j = 0; j < bp->rx_max_pg_ring; j++) { | |
540 | if (rxr->rx_pg_desc_ring[j]) | |
541 | pci_free_consistent(bp->pdev, RXBD_RING_SIZE, | |
542 | rxr->rx_pg_desc_ring[i], | |
543 | rxr->rx_pg_desc_mapping[i]); | |
544 | rxr->rx_pg_desc_ring[i] = NULL; | |
545 | } | |
546 | if (rxr->rx_pg_ring) | |
547 | vfree(rxr->rx_pg_ring); | |
548 | rxr->rx_pg_ring = NULL; | |
549 | } | |
550 | } | |
551 | ||
35e9010b MC |
552 | static int |
553 | bnx2_alloc_tx_mem(struct bnx2 *bp) | |
554 | { | |
555 | int i; | |
556 | ||
557 | for (i = 0; i < bp->num_tx_rings; i++) { | |
558 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; | |
559 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; | |
560 | ||
561 | txr->tx_buf_ring = kzalloc(SW_TXBD_RING_SIZE, GFP_KERNEL); | |
562 | if (txr->tx_buf_ring == NULL) | |
563 | return -ENOMEM; | |
564 | ||
565 | txr->tx_desc_ring = | |
566 | pci_alloc_consistent(bp->pdev, TXBD_RING_SIZE, | |
567 | &txr->tx_desc_mapping); | |
568 | if (txr->tx_desc_ring == NULL) | |
569 | return -ENOMEM; | |
570 | } | |
571 | return 0; | |
572 | } | |
573 | ||
bb4f98ab MC |
574 | static int |
575 | bnx2_alloc_rx_mem(struct bnx2 *bp) | |
576 | { | |
577 | int i; | |
578 | ||
579 | for (i = 0; i < bp->num_rx_rings; i++) { | |
580 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; | |
581 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; | |
582 | int j; | |
583 | ||
584 | rxr->rx_buf_ring = | |
585 | vmalloc(SW_RXBD_RING_SIZE * bp->rx_max_ring); | |
586 | if (rxr->rx_buf_ring == NULL) | |
587 | return -ENOMEM; | |
588 | ||
589 | memset(rxr->rx_buf_ring, 0, | |
590 | SW_RXBD_RING_SIZE * bp->rx_max_ring); | |
591 | ||
592 | for (j = 0; j < bp->rx_max_ring; j++) { | |
593 | rxr->rx_desc_ring[j] = | |
594 | pci_alloc_consistent(bp->pdev, RXBD_RING_SIZE, | |
595 | &rxr->rx_desc_mapping[j]); | |
596 | if (rxr->rx_desc_ring[j] == NULL) | |
597 | return -ENOMEM; | |
598 | ||
599 | } | |
600 | ||
601 | if (bp->rx_pg_ring_size) { | |
602 | rxr->rx_pg_ring = vmalloc(SW_RXPG_RING_SIZE * | |
603 | bp->rx_max_pg_ring); | |
604 | if (rxr->rx_pg_ring == NULL) | |
605 | return -ENOMEM; | |
606 | ||
607 | memset(rxr->rx_pg_ring, 0, SW_RXPG_RING_SIZE * | |
608 | bp->rx_max_pg_ring); | |
609 | } | |
610 | ||
611 | for (j = 0; j < bp->rx_max_pg_ring; j++) { | |
612 | rxr->rx_pg_desc_ring[j] = | |
613 | pci_alloc_consistent(bp->pdev, RXBD_RING_SIZE, | |
614 | &rxr->rx_pg_desc_mapping[j]); | |
615 | if (rxr->rx_pg_desc_ring[j] == NULL) | |
616 | return -ENOMEM; | |
617 | ||
618 | } | |
619 | } | |
620 | return 0; | |
621 | } | |
622 | ||
b6016b76 MC |
623 | static void |
624 | bnx2_free_mem(struct bnx2 *bp) | |
625 | { | |
13daffa2 | 626 | int i; |
43e80b89 | 627 | struct bnx2_napi *bnapi = &bp->bnx2_napi[0]; |
13daffa2 | 628 | |
35e9010b | 629 | bnx2_free_tx_mem(bp); |
bb4f98ab | 630 | bnx2_free_rx_mem(bp); |
35e9010b | 631 | |
59b47d8a MC |
632 | for (i = 0; i < bp->ctx_pages; i++) { |
633 | if (bp->ctx_blk[i]) { | |
634 | pci_free_consistent(bp->pdev, BCM_PAGE_SIZE, | |
635 | bp->ctx_blk[i], | |
636 | bp->ctx_blk_mapping[i]); | |
637 | bp->ctx_blk[i] = NULL; | |
638 | } | |
639 | } | |
43e80b89 | 640 | if (bnapi->status_blk.msi) { |
0f31f994 | 641 | pci_free_consistent(bp->pdev, bp->status_stats_size, |
43e80b89 MC |
642 | bnapi->status_blk.msi, |
643 | bp->status_blk_mapping); | |
644 | bnapi->status_blk.msi = NULL; | |
0f31f994 | 645 | bp->stats_blk = NULL; |
b6016b76 | 646 | } |
b6016b76 MC |
647 | } |
648 | ||
649 | static int | |
650 | bnx2_alloc_mem(struct bnx2 *bp) | |
651 | { | |
35e9010b | 652 | int i, status_blk_size, err; |
43e80b89 MC |
653 | struct bnx2_napi *bnapi; |
654 | void *status_blk; | |
b6016b76 | 655 | |
0f31f994 MC |
656 | /* Combine status and statistics blocks into one allocation. */ |
657 | status_blk_size = L1_CACHE_ALIGN(sizeof(struct status_block)); | |
f86e82fb | 658 | if (bp->flags & BNX2_FLAG_MSIX_CAP) |
b4b36042 MC |
659 | status_blk_size = L1_CACHE_ALIGN(BNX2_MAX_MSIX_HW_VEC * |
660 | BNX2_SBLK_MSIX_ALIGN_SIZE); | |
0f31f994 MC |
661 | bp->status_stats_size = status_blk_size + |
662 | sizeof(struct statistics_block); | |
663 | ||
43e80b89 MC |
664 | status_blk = pci_alloc_consistent(bp->pdev, bp->status_stats_size, |
665 | &bp->status_blk_mapping); | |
666 | if (status_blk == NULL) | |
b6016b76 MC |
667 | goto alloc_mem_err; |
668 | ||
43e80b89 | 669 | memset(status_blk, 0, bp->status_stats_size); |
b6016b76 | 670 | |
43e80b89 MC |
671 | bnapi = &bp->bnx2_napi[0]; |
672 | bnapi->status_blk.msi = status_blk; | |
673 | bnapi->hw_tx_cons_ptr = | |
674 | &bnapi->status_blk.msi->status_tx_quick_consumer_index0; | |
675 | bnapi->hw_rx_cons_ptr = | |
676 | &bnapi->status_blk.msi->status_rx_quick_consumer_index0; | |
f86e82fb | 677 | if (bp->flags & BNX2_FLAG_MSIX_CAP) { |
b4b36042 | 678 | for (i = 1; i < BNX2_MAX_MSIX_VEC; i++) { |
43e80b89 MC |
679 | struct status_block_msix *sblk; |
680 | ||
681 | bnapi = &bp->bnx2_napi[i]; | |
b4b36042 | 682 | |
43e80b89 MC |
683 | sblk = (void *) (status_blk + |
684 | BNX2_SBLK_MSIX_ALIGN_SIZE * i); | |
685 | bnapi->status_blk.msix = sblk; | |
686 | bnapi->hw_tx_cons_ptr = | |
687 | &sblk->status_tx_quick_consumer_index; | |
688 | bnapi->hw_rx_cons_ptr = | |
689 | &sblk->status_rx_quick_consumer_index; | |
b4b36042 MC |
690 | bnapi->int_num = i << 24; |
691 | } | |
692 | } | |
35efa7c1 | 693 | |
43e80b89 | 694 | bp->stats_blk = status_blk + status_blk_size; |
b6016b76 | 695 | |
0f31f994 | 696 | bp->stats_blk_mapping = bp->status_blk_mapping + status_blk_size; |
b6016b76 | 697 | |
59b47d8a MC |
698 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
699 | bp->ctx_pages = 0x2000 / BCM_PAGE_SIZE; | |
700 | if (bp->ctx_pages == 0) | |
701 | bp->ctx_pages = 1; | |
702 | for (i = 0; i < bp->ctx_pages; i++) { | |
703 | bp->ctx_blk[i] = pci_alloc_consistent(bp->pdev, | |
704 | BCM_PAGE_SIZE, | |
705 | &bp->ctx_blk_mapping[i]); | |
706 | if (bp->ctx_blk[i] == NULL) | |
707 | goto alloc_mem_err; | |
708 | } | |
709 | } | |
35e9010b | 710 | |
bb4f98ab MC |
711 | err = bnx2_alloc_rx_mem(bp); |
712 | if (err) | |
713 | goto alloc_mem_err; | |
714 | ||
35e9010b MC |
715 | err = bnx2_alloc_tx_mem(bp); |
716 | if (err) | |
717 | goto alloc_mem_err; | |
718 | ||
b6016b76 MC |
719 | return 0; |
720 | ||
721 | alloc_mem_err: | |
722 | bnx2_free_mem(bp); | |
723 | return -ENOMEM; | |
724 | } | |
725 | ||
e3648b3d MC |
726 | static void |
727 | bnx2_report_fw_link(struct bnx2 *bp) | |
728 | { | |
729 | u32 fw_link_status = 0; | |
730 | ||
583c28e5 | 731 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
0d8a6571 MC |
732 | return; |
733 | ||
e3648b3d MC |
734 | if (bp->link_up) { |
735 | u32 bmsr; | |
736 | ||
737 | switch (bp->line_speed) { | |
738 | case SPEED_10: | |
739 | if (bp->duplex == DUPLEX_HALF) | |
740 | fw_link_status = BNX2_LINK_STATUS_10HALF; | |
741 | else | |
742 | fw_link_status = BNX2_LINK_STATUS_10FULL; | |
743 | break; | |
744 | case SPEED_100: | |
745 | if (bp->duplex == DUPLEX_HALF) | |
746 | fw_link_status = BNX2_LINK_STATUS_100HALF; | |
747 | else | |
748 | fw_link_status = BNX2_LINK_STATUS_100FULL; | |
749 | break; | |
750 | case SPEED_1000: | |
751 | if (bp->duplex == DUPLEX_HALF) | |
752 | fw_link_status = BNX2_LINK_STATUS_1000HALF; | |
753 | else | |
754 | fw_link_status = BNX2_LINK_STATUS_1000FULL; | |
755 | break; | |
756 | case SPEED_2500: | |
757 | if (bp->duplex == DUPLEX_HALF) | |
758 | fw_link_status = BNX2_LINK_STATUS_2500HALF; | |
759 | else | |
760 | fw_link_status = BNX2_LINK_STATUS_2500FULL; | |
761 | break; | |
762 | } | |
763 | ||
764 | fw_link_status |= BNX2_LINK_STATUS_LINK_UP; | |
765 | ||
766 | if (bp->autoneg) { | |
767 | fw_link_status |= BNX2_LINK_STATUS_AN_ENABLED; | |
768 | ||
ca58c3af MC |
769 | bnx2_read_phy(bp, bp->mii_bmsr, &bmsr); |
770 | bnx2_read_phy(bp, bp->mii_bmsr, &bmsr); | |
e3648b3d MC |
771 | |
772 | if (!(bmsr & BMSR_ANEGCOMPLETE) || | |
583c28e5 | 773 | bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT) |
e3648b3d MC |
774 | fw_link_status |= BNX2_LINK_STATUS_PARALLEL_DET; |
775 | else | |
776 | fw_link_status |= BNX2_LINK_STATUS_AN_COMPLETE; | |
777 | } | |
778 | } | |
779 | else | |
780 | fw_link_status = BNX2_LINK_STATUS_LINK_DOWN; | |
781 | ||
2726d6e1 | 782 | bnx2_shmem_wr(bp, BNX2_LINK_STATUS, fw_link_status); |
e3648b3d MC |
783 | } |
784 | ||
9b1084b8 MC |
785 | static char * |
786 | bnx2_xceiver_str(struct bnx2 *bp) | |
787 | { | |
788 | return ((bp->phy_port == PORT_FIBRE) ? "SerDes" : | |
583c28e5 | 789 | ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) ? "Remote Copper" : |
9b1084b8 MC |
790 | "Copper")); |
791 | } | |
792 | ||
b6016b76 MC |
793 | static void |
794 | bnx2_report_link(struct bnx2 *bp) | |
795 | { | |
796 | if (bp->link_up) { | |
797 | netif_carrier_on(bp->dev); | |
9b1084b8 MC |
798 | printk(KERN_INFO PFX "%s NIC %s Link is Up, ", bp->dev->name, |
799 | bnx2_xceiver_str(bp)); | |
b6016b76 MC |
800 | |
801 | printk("%d Mbps ", bp->line_speed); | |
802 | ||
803 | if (bp->duplex == DUPLEX_FULL) | |
804 | printk("full duplex"); | |
805 | else | |
806 | printk("half duplex"); | |
807 | ||
808 | if (bp->flow_ctrl) { | |
809 | if (bp->flow_ctrl & FLOW_CTRL_RX) { | |
810 | printk(", receive "); | |
811 | if (bp->flow_ctrl & FLOW_CTRL_TX) | |
812 | printk("& transmit "); | |
813 | } | |
814 | else { | |
815 | printk(", transmit "); | |
816 | } | |
817 | printk("flow control ON"); | |
818 | } | |
819 | printk("\n"); | |
820 | } | |
821 | else { | |
822 | netif_carrier_off(bp->dev); | |
9b1084b8 MC |
823 | printk(KERN_ERR PFX "%s NIC %s Link is Down\n", bp->dev->name, |
824 | bnx2_xceiver_str(bp)); | |
b6016b76 | 825 | } |
e3648b3d MC |
826 | |
827 | bnx2_report_fw_link(bp); | |
b6016b76 MC |
828 | } |
829 | ||
830 | static void | |
831 | bnx2_resolve_flow_ctrl(struct bnx2 *bp) | |
832 | { | |
833 | u32 local_adv, remote_adv; | |
834 | ||
835 | bp->flow_ctrl = 0; | |
6aa20a22 | 836 | if ((bp->autoneg & (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) != |
b6016b76 MC |
837 | (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) { |
838 | ||
839 | if (bp->duplex == DUPLEX_FULL) { | |
840 | bp->flow_ctrl = bp->req_flow_ctrl; | |
841 | } | |
842 | return; | |
843 | } | |
844 | ||
845 | if (bp->duplex != DUPLEX_FULL) { | |
846 | return; | |
847 | } | |
848 | ||
583c28e5 | 849 | if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) && |
5b0c76ad MC |
850 | (CHIP_NUM(bp) == CHIP_NUM_5708)) { |
851 | u32 val; | |
852 | ||
853 | bnx2_read_phy(bp, BCM5708S_1000X_STAT1, &val); | |
854 | if (val & BCM5708S_1000X_STAT1_TX_PAUSE) | |
855 | bp->flow_ctrl |= FLOW_CTRL_TX; | |
856 | if (val & BCM5708S_1000X_STAT1_RX_PAUSE) | |
857 | bp->flow_ctrl |= FLOW_CTRL_RX; | |
858 | return; | |
859 | } | |
860 | ||
ca58c3af MC |
861 | bnx2_read_phy(bp, bp->mii_adv, &local_adv); |
862 | bnx2_read_phy(bp, bp->mii_lpa, &remote_adv); | |
b6016b76 | 863 | |
583c28e5 | 864 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
b6016b76 MC |
865 | u32 new_local_adv = 0; |
866 | u32 new_remote_adv = 0; | |
867 | ||
868 | if (local_adv & ADVERTISE_1000XPAUSE) | |
869 | new_local_adv |= ADVERTISE_PAUSE_CAP; | |
870 | if (local_adv & ADVERTISE_1000XPSE_ASYM) | |
871 | new_local_adv |= ADVERTISE_PAUSE_ASYM; | |
872 | if (remote_adv & ADVERTISE_1000XPAUSE) | |
873 | new_remote_adv |= ADVERTISE_PAUSE_CAP; | |
874 | if (remote_adv & ADVERTISE_1000XPSE_ASYM) | |
875 | new_remote_adv |= ADVERTISE_PAUSE_ASYM; | |
876 | ||
877 | local_adv = new_local_adv; | |
878 | remote_adv = new_remote_adv; | |
879 | } | |
880 | ||
881 | /* See Table 28B-3 of 802.3ab-1999 spec. */ | |
882 | if (local_adv & ADVERTISE_PAUSE_CAP) { | |
883 | if(local_adv & ADVERTISE_PAUSE_ASYM) { | |
884 | if (remote_adv & ADVERTISE_PAUSE_CAP) { | |
885 | bp->flow_ctrl = FLOW_CTRL_TX | FLOW_CTRL_RX; | |
886 | } | |
887 | else if (remote_adv & ADVERTISE_PAUSE_ASYM) { | |
888 | bp->flow_ctrl = FLOW_CTRL_RX; | |
889 | } | |
890 | } | |
891 | else { | |
892 | if (remote_adv & ADVERTISE_PAUSE_CAP) { | |
893 | bp->flow_ctrl = FLOW_CTRL_TX | FLOW_CTRL_RX; | |
894 | } | |
895 | } | |
896 | } | |
897 | else if (local_adv & ADVERTISE_PAUSE_ASYM) { | |
898 | if ((remote_adv & ADVERTISE_PAUSE_CAP) && | |
899 | (remote_adv & ADVERTISE_PAUSE_ASYM)) { | |
900 | ||
901 | bp->flow_ctrl = FLOW_CTRL_TX; | |
902 | } | |
903 | } | |
904 | } | |
905 | ||
27a005b8 MC |
906 | static int |
907 | bnx2_5709s_linkup(struct bnx2 *bp) | |
908 | { | |
909 | u32 val, speed; | |
910 | ||
911 | bp->link_up = 1; | |
912 | ||
913 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_GP_STATUS); | |
914 | bnx2_read_phy(bp, MII_BNX2_GP_TOP_AN_STATUS1, &val); | |
915 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
916 | ||
917 | if ((bp->autoneg & AUTONEG_SPEED) == 0) { | |
918 | bp->line_speed = bp->req_line_speed; | |
919 | bp->duplex = bp->req_duplex; | |
920 | return 0; | |
921 | } | |
922 | speed = val & MII_BNX2_GP_TOP_AN_SPEED_MSK; | |
923 | switch (speed) { | |
924 | case MII_BNX2_GP_TOP_AN_SPEED_10: | |
925 | bp->line_speed = SPEED_10; | |
926 | break; | |
927 | case MII_BNX2_GP_TOP_AN_SPEED_100: | |
928 | bp->line_speed = SPEED_100; | |
929 | break; | |
930 | case MII_BNX2_GP_TOP_AN_SPEED_1G: | |
931 | case MII_BNX2_GP_TOP_AN_SPEED_1GKV: | |
932 | bp->line_speed = SPEED_1000; | |
933 | break; | |
934 | case MII_BNX2_GP_TOP_AN_SPEED_2_5G: | |
935 | bp->line_speed = SPEED_2500; | |
936 | break; | |
937 | } | |
938 | if (val & MII_BNX2_GP_TOP_AN_FD) | |
939 | bp->duplex = DUPLEX_FULL; | |
940 | else | |
941 | bp->duplex = DUPLEX_HALF; | |
942 | return 0; | |
943 | } | |
944 | ||
b6016b76 | 945 | static int |
5b0c76ad MC |
946 | bnx2_5708s_linkup(struct bnx2 *bp) |
947 | { | |
948 | u32 val; | |
949 | ||
950 | bp->link_up = 1; | |
951 | bnx2_read_phy(bp, BCM5708S_1000X_STAT1, &val); | |
952 | switch (val & BCM5708S_1000X_STAT1_SPEED_MASK) { | |
953 | case BCM5708S_1000X_STAT1_SPEED_10: | |
954 | bp->line_speed = SPEED_10; | |
955 | break; | |
956 | case BCM5708S_1000X_STAT1_SPEED_100: | |
957 | bp->line_speed = SPEED_100; | |
958 | break; | |
959 | case BCM5708S_1000X_STAT1_SPEED_1G: | |
960 | bp->line_speed = SPEED_1000; | |
961 | break; | |
962 | case BCM5708S_1000X_STAT1_SPEED_2G5: | |
963 | bp->line_speed = SPEED_2500; | |
964 | break; | |
965 | } | |
966 | if (val & BCM5708S_1000X_STAT1_FD) | |
967 | bp->duplex = DUPLEX_FULL; | |
968 | else | |
969 | bp->duplex = DUPLEX_HALF; | |
970 | ||
971 | return 0; | |
972 | } | |
973 | ||
974 | static int | |
975 | bnx2_5706s_linkup(struct bnx2 *bp) | |
b6016b76 MC |
976 | { |
977 | u32 bmcr, local_adv, remote_adv, common; | |
978 | ||
979 | bp->link_up = 1; | |
980 | bp->line_speed = SPEED_1000; | |
981 | ||
ca58c3af | 982 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
b6016b76 MC |
983 | if (bmcr & BMCR_FULLDPLX) { |
984 | bp->duplex = DUPLEX_FULL; | |
985 | } | |
986 | else { | |
987 | bp->duplex = DUPLEX_HALF; | |
988 | } | |
989 | ||
990 | if (!(bmcr & BMCR_ANENABLE)) { | |
991 | return 0; | |
992 | } | |
993 | ||
ca58c3af MC |
994 | bnx2_read_phy(bp, bp->mii_adv, &local_adv); |
995 | bnx2_read_phy(bp, bp->mii_lpa, &remote_adv); | |
b6016b76 MC |
996 | |
997 | common = local_adv & remote_adv; | |
998 | if (common & (ADVERTISE_1000XHALF | ADVERTISE_1000XFULL)) { | |
999 | ||
1000 | if (common & ADVERTISE_1000XFULL) { | |
1001 | bp->duplex = DUPLEX_FULL; | |
1002 | } | |
1003 | else { | |
1004 | bp->duplex = DUPLEX_HALF; | |
1005 | } | |
1006 | } | |
1007 | ||
1008 | return 0; | |
1009 | } | |
1010 | ||
1011 | static int | |
1012 | bnx2_copper_linkup(struct bnx2 *bp) | |
1013 | { | |
1014 | u32 bmcr; | |
1015 | ||
ca58c3af | 1016 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
b6016b76 MC |
1017 | if (bmcr & BMCR_ANENABLE) { |
1018 | u32 local_adv, remote_adv, common; | |
1019 | ||
1020 | bnx2_read_phy(bp, MII_CTRL1000, &local_adv); | |
1021 | bnx2_read_phy(bp, MII_STAT1000, &remote_adv); | |
1022 | ||
1023 | common = local_adv & (remote_adv >> 2); | |
1024 | if (common & ADVERTISE_1000FULL) { | |
1025 | bp->line_speed = SPEED_1000; | |
1026 | bp->duplex = DUPLEX_FULL; | |
1027 | } | |
1028 | else if (common & ADVERTISE_1000HALF) { | |
1029 | bp->line_speed = SPEED_1000; | |
1030 | bp->duplex = DUPLEX_HALF; | |
1031 | } | |
1032 | else { | |
ca58c3af MC |
1033 | bnx2_read_phy(bp, bp->mii_adv, &local_adv); |
1034 | bnx2_read_phy(bp, bp->mii_lpa, &remote_adv); | |
b6016b76 MC |
1035 | |
1036 | common = local_adv & remote_adv; | |
1037 | if (common & ADVERTISE_100FULL) { | |
1038 | bp->line_speed = SPEED_100; | |
1039 | bp->duplex = DUPLEX_FULL; | |
1040 | } | |
1041 | else if (common & ADVERTISE_100HALF) { | |
1042 | bp->line_speed = SPEED_100; | |
1043 | bp->duplex = DUPLEX_HALF; | |
1044 | } | |
1045 | else if (common & ADVERTISE_10FULL) { | |
1046 | bp->line_speed = SPEED_10; | |
1047 | bp->duplex = DUPLEX_FULL; | |
1048 | } | |
1049 | else if (common & ADVERTISE_10HALF) { | |
1050 | bp->line_speed = SPEED_10; | |
1051 | bp->duplex = DUPLEX_HALF; | |
1052 | } | |
1053 | else { | |
1054 | bp->line_speed = 0; | |
1055 | bp->link_up = 0; | |
1056 | } | |
1057 | } | |
1058 | } | |
1059 | else { | |
1060 | if (bmcr & BMCR_SPEED100) { | |
1061 | bp->line_speed = SPEED_100; | |
1062 | } | |
1063 | else { | |
1064 | bp->line_speed = SPEED_10; | |
1065 | } | |
1066 | if (bmcr & BMCR_FULLDPLX) { | |
1067 | bp->duplex = DUPLEX_FULL; | |
1068 | } | |
1069 | else { | |
1070 | bp->duplex = DUPLEX_HALF; | |
1071 | } | |
1072 | } | |
1073 | ||
1074 | return 0; | |
1075 | } | |
1076 | ||
83e3fc89 | 1077 | static void |
bb4f98ab | 1078 | bnx2_init_rx_context(struct bnx2 *bp, u32 cid) |
83e3fc89 | 1079 | { |
bb4f98ab | 1080 | u32 val, rx_cid_addr = GET_CID_ADDR(cid); |
83e3fc89 MC |
1081 | |
1082 | val = BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE; | |
1083 | val |= BNX2_L2CTX_CTX_TYPE_SIZE_L2; | |
1084 | val |= 0x02 << 8; | |
1085 | ||
1086 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { | |
1087 | u32 lo_water, hi_water; | |
1088 | ||
1089 | if (bp->flow_ctrl & FLOW_CTRL_TX) | |
1090 | lo_water = BNX2_L2CTX_LO_WATER_MARK_DEFAULT; | |
1091 | else | |
1092 | lo_water = BNX2_L2CTX_LO_WATER_MARK_DIS; | |
1093 | if (lo_water >= bp->rx_ring_size) | |
1094 | lo_water = 0; | |
1095 | ||
1096 | hi_water = bp->rx_ring_size / 4; | |
1097 | ||
1098 | if (hi_water <= lo_water) | |
1099 | lo_water = 0; | |
1100 | ||
1101 | hi_water /= BNX2_L2CTX_HI_WATER_MARK_SCALE; | |
1102 | lo_water /= BNX2_L2CTX_LO_WATER_MARK_SCALE; | |
1103 | ||
1104 | if (hi_water > 0xf) | |
1105 | hi_water = 0xf; | |
1106 | else if (hi_water == 0) | |
1107 | lo_water = 0; | |
1108 | val |= lo_water | (hi_water << BNX2_L2CTX_HI_WATER_MARK_SHIFT); | |
1109 | } | |
1110 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_CTX_TYPE, val); | |
1111 | } | |
1112 | ||
bb4f98ab MC |
1113 | static void |
1114 | bnx2_init_all_rx_contexts(struct bnx2 *bp) | |
1115 | { | |
1116 | int i; | |
1117 | u32 cid; | |
1118 | ||
1119 | for (i = 0, cid = RX_CID; i < bp->num_rx_rings; i++, cid++) { | |
1120 | if (i == 1) | |
1121 | cid = RX_RSS_CID; | |
1122 | bnx2_init_rx_context(bp, cid); | |
1123 | } | |
1124 | } | |
1125 | ||
b6016b76 MC |
1126 | static int |
1127 | bnx2_set_mac_link(struct bnx2 *bp) | |
1128 | { | |
1129 | u32 val; | |
1130 | ||
1131 | REG_WR(bp, BNX2_EMAC_TX_LENGTHS, 0x2620); | |
1132 | if (bp->link_up && (bp->line_speed == SPEED_1000) && | |
1133 | (bp->duplex == DUPLEX_HALF)) { | |
1134 | REG_WR(bp, BNX2_EMAC_TX_LENGTHS, 0x26ff); | |
1135 | } | |
1136 | ||
1137 | /* Configure the EMAC mode register. */ | |
1138 | val = REG_RD(bp, BNX2_EMAC_MODE); | |
1139 | ||
1140 | val &= ~(BNX2_EMAC_MODE_PORT | BNX2_EMAC_MODE_HALF_DUPLEX | | |
5b0c76ad | 1141 | BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK | |
59b47d8a | 1142 | BNX2_EMAC_MODE_25G_MODE); |
b6016b76 MC |
1143 | |
1144 | if (bp->link_up) { | |
5b0c76ad MC |
1145 | switch (bp->line_speed) { |
1146 | case SPEED_10: | |
59b47d8a MC |
1147 | if (CHIP_NUM(bp) != CHIP_NUM_5706) { |
1148 | val |= BNX2_EMAC_MODE_PORT_MII_10M; | |
5b0c76ad MC |
1149 | break; |
1150 | } | |
1151 | /* fall through */ | |
1152 | case SPEED_100: | |
1153 | val |= BNX2_EMAC_MODE_PORT_MII; | |
1154 | break; | |
1155 | case SPEED_2500: | |
59b47d8a | 1156 | val |= BNX2_EMAC_MODE_25G_MODE; |
5b0c76ad MC |
1157 | /* fall through */ |
1158 | case SPEED_1000: | |
1159 | val |= BNX2_EMAC_MODE_PORT_GMII; | |
1160 | break; | |
1161 | } | |
b6016b76 MC |
1162 | } |
1163 | else { | |
1164 | val |= BNX2_EMAC_MODE_PORT_GMII; | |
1165 | } | |
1166 | ||
1167 | /* Set the MAC to operate in the appropriate duplex mode. */ | |
1168 | if (bp->duplex == DUPLEX_HALF) | |
1169 | val |= BNX2_EMAC_MODE_HALF_DUPLEX; | |
1170 | REG_WR(bp, BNX2_EMAC_MODE, val); | |
1171 | ||
1172 | /* Enable/disable rx PAUSE. */ | |
1173 | bp->rx_mode &= ~BNX2_EMAC_RX_MODE_FLOW_EN; | |
1174 | ||
1175 | if (bp->flow_ctrl & FLOW_CTRL_RX) | |
1176 | bp->rx_mode |= BNX2_EMAC_RX_MODE_FLOW_EN; | |
1177 | REG_WR(bp, BNX2_EMAC_RX_MODE, bp->rx_mode); | |
1178 | ||
1179 | /* Enable/disable tx PAUSE. */ | |
1180 | val = REG_RD(bp, BNX2_EMAC_TX_MODE); | |
1181 | val &= ~BNX2_EMAC_TX_MODE_FLOW_EN; | |
1182 | ||
1183 | if (bp->flow_ctrl & FLOW_CTRL_TX) | |
1184 | val |= BNX2_EMAC_TX_MODE_FLOW_EN; | |
1185 | REG_WR(bp, BNX2_EMAC_TX_MODE, val); | |
1186 | ||
1187 | /* Acknowledge the interrupt. */ | |
1188 | REG_WR(bp, BNX2_EMAC_STATUS, BNX2_EMAC_STATUS_LINK_CHANGE); | |
1189 | ||
83e3fc89 | 1190 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
bb4f98ab | 1191 | bnx2_init_all_rx_contexts(bp); |
83e3fc89 | 1192 | |
b6016b76 MC |
1193 | return 0; |
1194 | } | |
1195 | ||
27a005b8 MC |
1196 | static void |
1197 | bnx2_enable_bmsr1(struct bnx2 *bp) | |
1198 | { | |
583c28e5 | 1199 | if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) && |
27a005b8 MC |
1200 | (CHIP_NUM(bp) == CHIP_NUM_5709)) |
1201 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1202 | MII_BNX2_BLK_ADDR_GP_STATUS); | |
1203 | } | |
1204 | ||
1205 | static void | |
1206 | bnx2_disable_bmsr1(struct bnx2 *bp) | |
1207 | { | |
583c28e5 | 1208 | if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) && |
27a005b8 MC |
1209 | (CHIP_NUM(bp) == CHIP_NUM_5709)) |
1210 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1211 | MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
1212 | } | |
1213 | ||
605a9e20 MC |
1214 | static int |
1215 | bnx2_test_and_enable_2g5(struct bnx2 *bp) | |
1216 | { | |
1217 | u32 up1; | |
1218 | int ret = 1; | |
1219 | ||
583c28e5 | 1220 | if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)) |
605a9e20 MC |
1221 | return 0; |
1222 | ||
1223 | if (bp->autoneg & AUTONEG_SPEED) | |
1224 | bp->advertising |= ADVERTISED_2500baseX_Full; | |
1225 | ||
27a005b8 MC |
1226 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
1227 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G); | |
1228 | ||
605a9e20 MC |
1229 | bnx2_read_phy(bp, bp->mii_up1, &up1); |
1230 | if (!(up1 & BCM5708S_UP1_2G5)) { | |
1231 | up1 |= BCM5708S_UP1_2G5; | |
1232 | bnx2_write_phy(bp, bp->mii_up1, up1); | |
1233 | ret = 0; | |
1234 | } | |
1235 | ||
27a005b8 MC |
1236 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
1237 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1238 | MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
1239 | ||
605a9e20 MC |
1240 | return ret; |
1241 | } | |
1242 | ||
1243 | static int | |
1244 | bnx2_test_and_disable_2g5(struct bnx2 *bp) | |
1245 | { | |
1246 | u32 up1; | |
1247 | int ret = 0; | |
1248 | ||
583c28e5 | 1249 | if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)) |
605a9e20 MC |
1250 | return 0; |
1251 | ||
27a005b8 MC |
1252 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
1253 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G); | |
1254 | ||
605a9e20 MC |
1255 | bnx2_read_phy(bp, bp->mii_up1, &up1); |
1256 | if (up1 & BCM5708S_UP1_2G5) { | |
1257 | up1 &= ~BCM5708S_UP1_2G5; | |
1258 | bnx2_write_phy(bp, bp->mii_up1, up1); | |
1259 | ret = 1; | |
1260 | } | |
1261 | ||
27a005b8 MC |
1262 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
1263 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1264 | MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
1265 | ||
605a9e20 MC |
1266 | return ret; |
1267 | } | |
1268 | ||
1269 | static void | |
1270 | bnx2_enable_forced_2g5(struct bnx2 *bp) | |
1271 | { | |
1272 | u32 bmcr; | |
1273 | ||
583c28e5 | 1274 | if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)) |
605a9e20 MC |
1275 | return; |
1276 | ||
27a005b8 MC |
1277 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
1278 | u32 val; | |
1279 | ||
1280 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1281 | MII_BNX2_BLK_ADDR_SERDES_DIG); | |
1282 | bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_MISC1, &val); | |
1283 | val &= ~MII_BNX2_SD_MISC1_FORCE_MSK; | |
1284 | val |= MII_BNX2_SD_MISC1_FORCE | MII_BNX2_SD_MISC1_FORCE_2_5G; | |
1285 | bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_MISC1, val); | |
1286 | ||
1287 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1288 | MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
1289 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); | |
1290 | ||
1291 | } else if (CHIP_NUM(bp) == CHIP_NUM_5708) { | |
605a9e20 MC |
1292 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
1293 | bmcr |= BCM5708S_BMCR_FORCE_2500; | |
1294 | } | |
1295 | ||
1296 | if (bp->autoneg & AUTONEG_SPEED) { | |
1297 | bmcr &= ~BMCR_ANENABLE; | |
1298 | if (bp->req_duplex == DUPLEX_FULL) | |
1299 | bmcr |= BMCR_FULLDPLX; | |
1300 | } | |
1301 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr); | |
1302 | } | |
1303 | ||
1304 | static void | |
1305 | bnx2_disable_forced_2g5(struct bnx2 *bp) | |
1306 | { | |
1307 | u32 bmcr; | |
1308 | ||
583c28e5 | 1309 | if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)) |
605a9e20 MC |
1310 | return; |
1311 | ||
27a005b8 MC |
1312 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
1313 | u32 val; | |
1314 | ||
1315 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1316 | MII_BNX2_BLK_ADDR_SERDES_DIG); | |
1317 | bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_MISC1, &val); | |
1318 | val &= ~MII_BNX2_SD_MISC1_FORCE; | |
1319 | bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_MISC1, val); | |
1320 | ||
1321 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, | |
1322 | MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
1323 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); | |
1324 | ||
1325 | } else if (CHIP_NUM(bp) == CHIP_NUM_5708) { | |
605a9e20 MC |
1326 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
1327 | bmcr &= ~BCM5708S_BMCR_FORCE_2500; | |
1328 | } | |
1329 | ||
1330 | if (bp->autoneg & AUTONEG_SPEED) | |
1331 | bmcr |= BMCR_SPEED1000 | BMCR_ANENABLE | BMCR_ANRESTART; | |
1332 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr); | |
1333 | } | |
1334 | ||
b2fadeae MC |
1335 | static void |
1336 | bnx2_5706s_force_link_dn(struct bnx2 *bp, int start) | |
1337 | { | |
1338 | u32 val; | |
1339 | ||
1340 | bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, MII_EXPAND_SERDES_CTL); | |
1341 | bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &val); | |
1342 | if (start) | |
1343 | bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val & 0xff0f); | |
1344 | else | |
1345 | bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val | 0xc0); | |
1346 | } | |
1347 | ||
b6016b76 MC |
1348 | static int |
1349 | bnx2_set_link(struct bnx2 *bp) | |
1350 | { | |
1351 | u32 bmsr; | |
1352 | u8 link_up; | |
1353 | ||
80be4434 | 1354 | if (bp->loopback == MAC_LOOPBACK || bp->loopback == PHY_LOOPBACK) { |
b6016b76 MC |
1355 | bp->link_up = 1; |
1356 | return 0; | |
1357 | } | |
1358 | ||
583c28e5 | 1359 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
0d8a6571 MC |
1360 | return 0; |
1361 | ||
b6016b76 MC |
1362 | link_up = bp->link_up; |
1363 | ||
27a005b8 MC |
1364 | bnx2_enable_bmsr1(bp); |
1365 | bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr); | |
1366 | bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr); | |
1367 | bnx2_disable_bmsr1(bp); | |
b6016b76 | 1368 | |
583c28e5 | 1369 | if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) && |
b6016b76 | 1370 | (CHIP_NUM(bp) == CHIP_NUM_5706)) { |
a2724e25 | 1371 | u32 val, an_dbg; |
b6016b76 | 1372 | |
583c28e5 | 1373 | if (bp->phy_flags & BNX2_PHY_FLAG_FORCED_DOWN) { |
b2fadeae | 1374 | bnx2_5706s_force_link_dn(bp, 0); |
583c28e5 | 1375 | bp->phy_flags &= ~BNX2_PHY_FLAG_FORCED_DOWN; |
b2fadeae | 1376 | } |
b6016b76 | 1377 | val = REG_RD(bp, BNX2_EMAC_STATUS); |
a2724e25 MC |
1378 | |
1379 | bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG); | |
1380 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg); | |
1381 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg); | |
1382 | ||
1383 | if ((val & BNX2_EMAC_STATUS_LINK) && | |
1384 | !(an_dbg & MISC_SHDW_AN_DBG_NOSYNC)) | |
b6016b76 MC |
1385 | bmsr |= BMSR_LSTATUS; |
1386 | else | |
1387 | bmsr &= ~BMSR_LSTATUS; | |
1388 | } | |
1389 | ||
1390 | if (bmsr & BMSR_LSTATUS) { | |
1391 | bp->link_up = 1; | |
1392 | ||
583c28e5 | 1393 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
5b0c76ad MC |
1394 | if (CHIP_NUM(bp) == CHIP_NUM_5706) |
1395 | bnx2_5706s_linkup(bp); | |
1396 | else if (CHIP_NUM(bp) == CHIP_NUM_5708) | |
1397 | bnx2_5708s_linkup(bp); | |
27a005b8 MC |
1398 | else if (CHIP_NUM(bp) == CHIP_NUM_5709) |
1399 | bnx2_5709s_linkup(bp); | |
b6016b76 MC |
1400 | } |
1401 | else { | |
1402 | bnx2_copper_linkup(bp); | |
1403 | } | |
1404 | bnx2_resolve_flow_ctrl(bp); | |
1405 | } | |
1406 | else { | |
583c28e5 | 1407 | if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) && |
605a9e20 MC |
1408 | (bp->autoneg & AUTONEG_SPEED)) |
1409 | bnx2_disable_forced_2g5(bp); | |
b6016b76 | 1410 | |
583c28e5 | 1411 | if (bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT) { |
b2fadeae MC |
1412 | u32 bmcr; |
1413 | ||
1414 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); | |
1415 | bmcr |= BMCR_ANENABLE; | |
1416 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr); | |
1417 | ||
583c28e5 | 1418 | bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT; |
b2fadeae | 1419 | } |
b6016b76 MC |
1420 | bp->link_up = 0; |
1421 | } | |
1422 | ||
1423 | if (bp->link_up != link_up) { | |
1424 | bnx2_report_link(bp); | |
1425 | } | |
1426 | ||
1427 | bnx2_set_mac_link(bp); | |
1428 | ||
1429 | return 0; | |
1430 | } | |
1431 | ||
1432 | static int | |
1433 | bnx2_reset_phy(struct bnx2 *bp) | |
1434 | { | |
1435 | int i; | |
1436 | u32 reg; | |
1437 | ||
ca58c3af | 1438 | bnx2_write_phy(bp, bp->mii_bmcr, BMCR_RESET); |
b6016b76 MC |
1439 | |
1440 | #define PHY_RESET_MAX_WAIT 100 | |
1441 | for (i = 0; i < PHY_RESET_MAX_WAIT; i++) { | |
1442 | udelay(10); | |
1443 | ||
ca58c3af | 1444 | bnx2_read_phy(bp, bp->mii_bmcr, ®); |
b6016b76 MC |
1445 | if (!(reg & BMCR_RESET)) { |
1446 | udelay(20); | |
1447 | break; | |
1448 | } | |
1449 | } | |
1450 | if (i == PHY_RESET_MAX_WAIT) { | |
1451 | return -EBUSY; | |
1452 | } | |
1453 | return 0; | |
1454 | } | |
1455 | ||
1456 | static u32 | |
1457 | bnx2_phy_get_pause_adv(struct bnx2 *bp) | |
1458 | { | |
1459 | u32 adv = 0; | |
1460 | ||
1461 | if ((bp->req_flow_ctrl & (FLOW_CTRL_RX | FLOW_CTRL_TX)) == | |
1462 | (FLOW_CTRL_RX | FLOW_CTRL_TX)) { | |
1463 | ||
583c28e5 | 1464 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
b6016b76 MC |
1465 | adv = ADVERTISE_1000XPAUSE; |
1466 | } | |
1467 | else { | |
1468 | adv = ADVERTISE_PAUSE_CAP; | |
1469 | } | |
1470 | } | |
1471 | else if (bp->req_flow_ctrl & FLOW_CTRL_TX) { | |
583c28e5 | 1472 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
b6016b76 MC |
1473 | adv = ADVERTISE_1000XPSE_ASYM; |
1474 | } | |
1475 | else { | |
1476 | adv = ADVERTISE_PAUSE_ASYM; | |
1477 | } | |
1478 | } | |
1479 | else if (bp->req_flow_ctrl & FLOW_CTRL_RX) { | |
583c28e5 | 1480 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
b6016b76 MC |
1481 | adv = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM; |
1482 | } | |
1483 | else { | |
1484 | adv = ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; | |
1485 | } | |
1486 | } | |
1487 | return adv; | |
1488 | } | |
1489 | ||
0d8a6571 MC |
1490 | static int bnx2_fw_sync(struct bnx2 *, u32, int); |
1491 | ||
b6016b76 | 1492 | static int |
0d8a6571 MC |
1493 | bnx2_setup_remote_phy(struct bnx2 *bp, u8 port) |
1494 | { | |
1495 | u32 speed_arg = 0, pause_adv; | |
1496 | ||
1497 | pause_adv = bnx2_phy_get_pause_adv(bp); | |
1498 | ||
1499 | if (bp->autoneg & AUTONEG_SPEED) { | |
1500 | speed_arg |= BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG; | |
1501 | if (bp->advertising & ADVERTISED_10baseT_Half) | |
1502 | speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_10HALF; | |
1503 | if (bp->advertising & ADVERTISED_10baseT_Full) | |
1504 | speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_10FULL; | |
1505 | if (bp->advertising & ADVERTISED_100baseT_Half) | |
1506 | speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_100HALF; | |
1507 | if (bp->advertising & ADVERTISED_100baseT_Full) | |
1508 | speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_100FULL; | |
1509 | if (bp->advertising & ADVERTISED_1000baseT_Full) | |
1510 | speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_1GFULL; | |
1511 | if (bp->advertising & ADVERTISED_2500baseX_Full) | |
1512 | speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_2G5FULL; | |
1513 | } else { | |
1514 | if (bp->req_line_speed == SPEED_2500) | |
1515 | speed_arg = BNX2_NETLINK_SET_LINK_SPEED_2G5FULL; | |
1516 | else if (bp->req_line_speed == SPEED_1000) | |
1517 | speed_arg = BNX2_NETLINK_SET_LINK_SPEED_1GFULL; | |
1518 | else if (bp->req_line_speed == SPEED_100) { | |
1519 | if (bp->req_duplex == DUPLEX_FULL) | |
1520 | speed_arg = BNX2_NETLINK_SET_LINK_SPEED_100FULL; | |
1521 | else | |
1522 | speed_arg = BNX2_NETLINK_SET_LINK_SPEED_100HALF; | |
1523 | } else if (bp->req_line_speed == SPEED_10) { | |
1524 | if (bp->req_duplex == DUPLEX_FULL) | |
1525 | speed_arg = BNX2_NETLINK_SET_LINK_SPEED_10FULL; | |
1526 | else | |
1527 | speed_arg = BNX2_NETLINK_SET_LINK_SPEED_10HALF; | |
1528 | } | |
1529 | } | |
1530 | ||
1531 | if (pause_adv & (ADVERTISE_1000XPAUSE | ADVERTISE_PAUSE_CAP)) | |
1532 | speed_arg |= BNX2_NETLINK_SET_LINK_FC_SYM_PAUSE; | |
c26736ec | 1533 | if (pause_adv & (ADVERTISE_1000XPSE_ASYM | ADVERTISE_PAUSE_ASYM)) |
0d8a6571 MC |
1534 | speed_arg |= BNX2_NETLINK_SET_LINK_FC_ASYM_PAUSE; |
1535 | ||
1536 | if (port == PORT_TP) | |
1537 | speed_arg |= BNX2_NETLINK_SET_LINK_PHY_APP_REMOTE | | |
1538 | BNX2_NETLINK_SET_LINK_ETH_AT_WIRESPEED; | |
1539 | ||
2726d6e1 | 1540 | bnx2_shmem_wr(bp, BNX2_DRV_MB_ARG0, speed_arg); |
0d8a6571 MC |
1541 | |
1542 | spin_unlock_bh(&bp->phy_lock); | |
1543 | bnx2_fw_sync(bp, BNX2_DRV_MSG_CODE_CMD_SET_LINK, 0); | |
1544 | spin_lock_bh(&bp->phy_lock); | |
1545 | ||
1546 | return 0; | |
1547 | } | |
1548 | ||
1549 | static int | |
1550 | bnx2_setup_serdes_phy(struct bnx2 *bp, u8 port) | |
b6016b76 | 1551 | { |
605a9e20 | 1552 | u32 adv, bmcr; |
b6016b76 MC |
1553 | u32 new_adv = 0; |
1554 | ||
583c28e5 | 1555 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
0d8a6571 MC |
1556 | return (bnx2_setup_remote_phy(bp, port)); |
1557 | ||
b6016b76 MC |
1558 | if (!(bp->autoneg & AUTONEG_SPEED)) { |
1559 | u32 new_bmcr; | |
5b0c76ad MC |
1560 | int force_link_down = 0; |
1561 | ||
605a9e20 MC |
1562 | if (bp->req_line_speed == SPEED_2500) { |
1563 | if (!bnx2_test_and_enable_2g5(bp)) | |
1564 | force_link_down = 1; | |
1565 | } else if (bp->req_line_speed == SPEED_1000) { | |
1566 | if (bnx2_test_and_disable_2g5(bp)) | |
1567 | force_link_down = 1; | |
1568 | } | |
ca58c3af | 1569 | bnx2_read_phy(bp, bp->mii_adv, &adv); |
80be4434 MC |
1570 | adv &= ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF); |
1571 | ||
ca58c3af | 1572 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
605a9e20 | 1573 | new_bmcr = bmcr & ~BMCR_ANENABLE; |
80be4434 | 1574 | new_bmcr |= BMCR_SPEED1000; |
605a9e20 | 1575 | |
27a005b8 MC |
1576 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
1577 | if (bp->req_line_speed == SPEED_2500) | |
1578 | bnx2_enable_forced_2g5(bp); | |
1579 | else if (bp->req_line_speed == SPEED_1000) { | |
1580 | bnx2_disable_forced_2g5(bp); | |
1581 | new_bmcr &= ~0x2000; | |
1582 | } | |
1583 | ||
1584 | } else if (CHIP_NUM(bp) == CHIP_NUM_5708) { | |
605a9e20 MC |
1585 | if (bp->req_line_speed == SPEED_2500) |
1586 | new_bmcr |= BCM5708S_BMCR_FORCE_2500; | |
1587 | else | |
1588 | new_bmcr = bmcr & ~BCM5708S_BMCR_FORCE_2500; | |
5b0c76ad MC |
1589 | } |
1590 | ||
b6016b76 | 1591 | if (bp->req_duplex == DUPLEX_FULL) { |
5b0c76ad | 1592 | adv |= ADVERTISE_1000XFULL; |
b6016b76 MC |
1593 | new_bmcr |= BMCR_FULLDPLX; |
1594 | } | |
1595 | else { | |
5b0c76ad | 1596 | adv |= ADVERTISE_1000XHALF; |
b6016b76 MC |
1597 | new_bmcr &= ~BMCR_FULLDPLX; |
1598 | } | |
5b0c76ad | 1599 | if ((new_bmcr != bmcr) || (force_link_down)) { |
b6016b76 MC |
1600 | /* Force a link down visible on the other side */ |
1601 | if (bp->link_up) { | |
ca58c3af | 1602 | bnx2_write_phy(bp, bp->mii_adv, adv & |
5b0c76ad MC |
1603 | ~(ADVERTISE_1000XFULL | |
1604 | ADVERTISE_1000XHALF)); | |
ca58c3af | 1605 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr | |
b6016b76 MC |
1606 | BMCR_ANRESTART | BMCR_ANENABLE); |
1607 | ||
1608 | bp->link_up = 0; | |
1609 | netif_carrier_off(bp->dev); | |
ca58c3af | 1610 | bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr); |
80be4434 | 1611 | bnx2_report_link(bp); |
b6016b76 | 1612 | } |
ca58c3af MC |
1613 | bnx2_write_phy(bp, bp->mii_adv, adv); |
1614 | bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr); | |
605a9e20 MC |
1615 | } else { |
1616 | bnx2_resolve_flow_ctrl(bp); | |
1617 | bnx2_set_mac_link(bp); | |
b6016b76 MC |
1618 | } |
1619 | return 0; | |
1620 | } | |
1621 | ||
605a9e20 | 1622 | bnx2_test_and_enable_2g5(bp); |
5b0c76ad | 1623 | |
b6016b76 MC |
1624 | if (bp->advertising & ADVERTISED_1000baseT_Full) |
1625 | new_adv |= ADVERTISE_1000XFULL; | |
1626 | ||
1627 | new_adv |= bnx2_phy_get_pause_adv(bp); | |
1628 | ||
ca58c3af MC |
1629 | bnx2_read_phy(bp, bp->mii_adv, &adv); |
1630 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); | |
b6016b76 MC |
1631 | |
1632 | bp->serdes_an_pending = 0; | |
1633 | if ((adv != new_adv) || ((bmcr & BMCR_ANENABLE) == 0)) { | |
1634 | /* Force a link down visible on the other side */ | |
1635 | if (bp->link_up) { | |
ca58c3af | 1636 | bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK); |
80be4434 MC |
1637 | spin_unlock_bh(&bp->phy_lock); |
1638 | msleep(20); | |
1639 | spin_lock_bh(&bp->phy_lock); | |
b6016b76 MC |
1640 | } |
1641 | ||
ca58c3af MC |
1642 | bnx2_write_phy(bp, bp->mii_adv, new_adv); |
1643 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr | BMCR_ANRESTART | | |
b6016b76 | 1644 | BMCR_ANENABLE); |
f8dd064e MC |
1645 | /* Speed up link-up time when the link partner |
1646 | * does not autonegotiate which is very common | |
1647 | * in blade servers. Some blade servers use | |
1648 | * IPMI for kerboard input and it's important | |
1649 | * to minimize link disruptions. Autoneg. involves | |
1650 | * exchanging base pages plus 3 next pages and | |
1651 | * normally completes in about 120 msec. | |
1652 | */ | |
1653 | bp->current_interval = SERDES_AN_TIMEOUT; | |
1654 | bp->serdes_an_pending = 1; | |
1655 | mod_timer(&bp->timer, jiffies + bp->current_interval); | |
605a9e20 MC |
1656 | } else { |
1657 | bnx2_resolve_flow_ctrl(bp); | |
1658 | bnx2_set_mac_link(bp); | |
b6016b76 MC |
1659 | } |
1660 | ||
1661 | return 0; | |
1662 | } | |
1663 | ||
1664 | #define ETHTOOL_ALL_FIBRE_SPEED \ | |
583c28e5 | 1665 | (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) ? \ |
deaf391b MC |
1666 | (ADVERTISED_2500baseX_Full | ADVERTISED_1000baseT_Full) :\ |
1667 | (ADVERTISED_1000baseT_Full) | |
b6016b76 MC |
1668 | |
1669 | #define ETHTOOL_ALL_COPPER_SPEED \ | |
1670 | (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full | \ | |
1671 | ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full | \ | |
1672 | ADVERTISED_1000baseT_Full) | |
1673 | ||
1674 | #define PHY_ALL_10_100_SPEED (ADVERTISE_10HALF | ADVERTISE_10FULL | \ | |
1675 | ADVERTISE_100HALF | ADVERTISE_100FULL | ADVERTISE_CSMA) | |
6aa20a22 | 1676 | |
b6016b76 MC |
1677 | #define PHY_ALL_1000_SPEED (ADVERTISE_1000HALF | ADVERTISE_1000FULL) |
1678 | ||
0d8a6571 MC |
1679 | static void |
1680 | bnx2_set_default_remote_link(struct bnx2 *bp) | |
1681 | { | |
1682 | u32 link; | |
1683 | ||
1684 | if (bp->phy_port == PORT_TP) | |
2726d6e1 | 1685 | link = bnx2_shmem_rd(bp, BNX2_RPHY_COPPER_LINK); |
0d8a6571 | 1686 | else |
2726d6e1 | 1687 | link = bnx2_shmem_rd(bp, BNX2_RPHY_SERDES_LINK); |
0d8a6571 MC |
1688 | |
1689 | if (link & BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG) { | |
1690 | bp->req_line_speed = 0; | |
1691 | bp->autoneg |= AUTONEG_SPEED; | |
1692 | bp->advertising = ADVERTISED_Autoneg; | |
1693 | if (link & BNX2_NETLINK_SET_LINK_SPEED_10HALF) | |
1694 | bp->advertising |= ADVERTISED_10baseT_Half; | |
1695 | if (link & BNX2_NETLINK_SET_LINK_SPEED_10FULL) | |
1696 | bp->advertising |= ADVERTISED_10baseT_Full; | |
1697 | if (link & BNX2_NETLINK_SET_LINK_SPEED_100HALF) | |
1698 | bp->advertising |= ADVERTISED_100baseT_Half; | |
1699 | if (link & BNX2_NETLINK_SET_LINK_SPEED_100FULL) | |
1700 | bp->advertising |= ADVERTISED_100baseT_Full; | |
1701 | if (link & BNX2_NETLINK_SET_LINK_SPEED_1GFULL) | |
1702 | bp->advertising |= ADVERTISED_1000baseT_Full; | |
1703 | if (link & BNX2_NETLINK_SET_LINK_SPEED_2G5FULL) | |
1704 | bp->advertising |= ADVERTISED_2500baseX_Full; | |
1705 | } else { | |
1706 | bp->autoneg = 0; | |
1707 | bp->advertising = 0; | |
1708 | bp->req_duplex = DUPLEX_FULL; | |
1709 | if (link & BNX2_NETLINK_SET_LINK_SPEED_10) { | |
1710 | bp->req_line_speed = SPEED_10; | |
1711 | if (link & BNX2_NETLINK_SET_LINK_SPEED_10HALF) | |
1712 | bp->req_duplex = DUPLEX_HALF; | |
1713 | } | |
1714 | if (link & BNX2_NETLINK_SET_LINK_SPEED_100) { | |
1715 | bp->req_line_speed = SPEED_100; | |
1716 | if (link & BNX2_NETLINK_SET_LINK_SPEED_100HALF) | |
1717 | bp->req_duplex = DUPLEX_HALF; | |
1718 | } | |
1719 | if (link & BNX2_NETLINK_SET_LINK_SPEED_1GFULL) | |
1720 | bp->req_line_speed = SPEED_1000; | |
1721 | if (link & BNX2_NETLINK_SET_LINK_SPEED_2G5FULL) | |
1722 | bp->req_line_speed = SPEED_2500; | |
1723 | } | |
1724 | } | |
1725 | ||
deaf391b MC |
1726 | static void |
1727 | bnx2_set_default_link(struct bnx2 *bp) | |
1728 | { | |
ab59859d HH |
1729 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) { |
1730 | bnx2_set_default_remote_link(bp); | |
1731 | return; | |
1732 | } | |
0d8a6571 | 1733 | |
deaf391b MC |
1734 | bp->autoneg = AUTONEG_SPEED | AUTONEG_FLOW_CTRL; |
1735 | bp->req_line_speed = 0; | |
583c28e5 | 1736 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
deaf391b MC |
1737 | u32 reg; |
1738 | ||
1739 | bp->advertising = ETHTOOL_ALL_FIBRE_SPEED | ADVERTISED_Autoneg; | |
1740 | ||
2726d6e1 | 1741 | reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_CONFIG); |
deaf391b MC |
1742 | reg &= BNX2_PORT_HW_CFG_CFG_DFLT_LINK_MASK; |
1743 | if (reg == BNX2_PORT_HW_CFG_CFG_DFLT_LINK_1G) { | |
1744 | bp->autoneg = 0; | |
1745 | bp->req_line_speed = bp->line_speed = SPEED_1000; | |
1746 | bp->req_duplex = DUPLEX_FULL; | |
1747 | } | |
1748 | } else | |
1749 | bp->advertising = ETHTOOL_ALL_COPPER_SPEED | ADVERTISED_Autoneg; | |
1750 | } | |
1751 | ||
df149d70 MC |
1752 | static void |
1753 | bnx2_send_heart_beat(struct bnx2 *bp) | |
1754 | { | |
1755 | u32 msg; | |
1756 | u32 addr; | |
1757 | ||
1758 | spin_lock(&bp->indirect_lock); | |
1759 | msg = (u32) (++bp->fw_drv_pulse_wr_seq & BNX2_DRV_PULSE_SEQ_MASK); | |
1760 | addr = bp->shmem_base + BNX2_DRV_PULSE_MB; | |
1761 | REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, addr); | |
1762 | REG_WR(bp, BNX2_PCICFG_REG_WINDOW, msg); | |
1763 | spin_unlock(&bp->indirect_lock); | |
1764 | } | |
1765 | ||
0d8a6571 MC |
1766 | static void |
1767 | bnx2_remote_phy_event(struct bnx2 *bp) | |
1768 | { | |
1769 | u32 msg; | |
1770 | u8 link_up = bp->link_up; | |
1771 | u8 old_port; | |
1772 | ||
2726d6e1 | 1773 | msg = bnx2_shmem_rd(bp, BNX2_LINK_STATUS); |
0d8a6571 | 1774 | |
df149d70 MC |
1775 | if (msg & BNX2_LINK_STATUS_HEART_BEAT_EXPIRED) |
1776 | bnx2_send_heart_beat(bp); | |
1777 | ||
1778 | msg &= ~BNX2_LINK_STATUS_HEART_BEAT_EXPIRED; | |
1779 | ||
0d8a6571 MC |
1780 | if ((msg & BNX2_LINK_STATUS_LINK_UP) == BNX2_LINK_STATUS_LINK_DOWN) |
1781 | bp->link_up = 0; | |
1782 | else { | |
1783 | u32 speed; | |
1784 | ||
1785 | bp->link_up = 1; | |
1786 | speed = msg & BNX2_LINK_STATUS_SPEED_MASK; | |
1787 | bp->duplex = DUPLEX_FULL; | |
1788 | switch (speed) { | |
1789 | case BNX2_LINK_STATUS_10HALF: | |
1790 | bp->duplex = DUPLEX_HALF; | |
1791 | case BNX2_LINK_STATUS_10FULL: | |
1792 | bp->line_speed = SPEED_10; | |
1793 | break; | |
1794 | case BNX2_LINK_STATUS_100HALF: | |
1795 | bp->duplex = DUPLEX_HALF; | |
1796 | case BNX2_LINK_STATUS_100BASE_T4: | |
1797 | case BNX2_LINK_STATUS_100FULL: | |
1798 | bp->line_speed = SPEED_100; | |
1799 | break; | |
1800 | case BNX2_LINK_STATUS_1000HALF: | |
1801 | bp->duplex = DUPLEX_HALF; | |
1802 | case BNX2_LINK_STATUS_1000FULL: | |
1803 | bp->line_speed = SPEED_1000; | |
1804 | break; | |
1805 | case BNX2_LINK_STATUS_2500HALF: | |
1806 | bp->duplex = DUPLEX_HALF; | |
1807 | case BNX2_LINK_STATUS_2500FULL: | |
1808 | bp->line_speed = SPEED_2500; | |
1809 | break; | |
1810 | default: | |
1811 | bp->line_speed = 0; | |
1812 | break; | |
1813 | } | |
1814 | ||
0d8a6571 MC |
1815 | bp->flow_ctrl = 0; |
1816 | if ((bp->autoneg & (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) != | |
1817 | (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) { | |
1818 | if (bp->duplex == DUPLEX_FULL) | |
1819 | bp->flow_ctrl = bp->req_flow_ctrl; | |
1820 | } else { | |
1821 | if (msg & BNX2_LINK_STATUS_TX_FC_ENABLED) | |
1822 | bp->flow_ctrl |= FLOW_CTRL_TX; | |
1823 | if (msg & BNX2_LINK_STATUS_RX_FC_ENABLED) | |
1824 | bp->flow_ctrl |= FLOW_CTRL_RX; | |
1825 | } | |
1826 | ||
1827 | old_port = bp->phy_port; | |
1828 | if (msg & BNX2_LINK_STATUS_SERDES_LINK) | |
1829 | bp->phy_port = PORT_FIBRE; | |
1830 | else | |
1831 | bp->phy_port = PORT_TP; | |
1832 | ||
1833 | if (old_port != bp->phy_port) | |
1834 | bnx2_set_default_link(bp); | |
1835 | ||
0d8a6571 MC |
1836 | } |
1837 | if (bp->link_up != link_up) | |
1838 | bnx2_report_link(bp); | |
1839 | ||
1840 | bnx2_set_mac_link(bp); | |
1841 | } | |
1842 | ||
1843 | static int | |
1844 | bnx2_set_remote_link(struct bnx2 *bp) | |
1845 | { | |
1846 | u32 evt_code; | |
1847 | ||
2726d6e1 | 1848 | evt_code = bnx2_shmem_rd(bp, BNX2_FW_EVT_CODE_MB); |
0d8a6571 MC |
1849 | switch (evt_code) { |
1850 | case BNX2_FW_EVT_CODE_LINK_EVENT: | |
1851 | bnx2_remote_phy_event(bp); | |
1852 | break; | |
1853 | case BNX2_FW_EVT_CODE_SW_TIMER_EXPIRATION_EVENT: | |
1854 | default: | |
df149d70 | 1855 | bnx2_send_heart_beat(bp); |
0d8a6571 MC |
1856 | break; |
1857 | } | |
1858 | return 0; | |
1859 | } | |
1860 | ||
b6016b76 MC |
1861 | static int |
1862 | bnx2_setup_copper_phy(struct bnx2 *bp) | |
1863 | { | |
1864 | u32 bmcr; | |
1865 | u32 new_bmcr; | |
1866 | ||
ca58c3af | 1867 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
b6016b76 MC |
1868 | |
1869 | if (bp->autoneg & AUTONEG_SPEED) { | |
1870 | u32 adv_reg, adv1000_reg; | |
1871 | u32 new_adv_reg = 0; | |
1872 | u32 new_adv1000_reg = 0; | |
1873 | ||
ca58c3af | 1874 | bnx2_read_phy(bp, bp->mii_adv, &adv_reg); |
b6016b76 MC |
1875 | adv_reg &= (PHY_ALL_10_100_SPEED | ADVERTISE_PAUSE_CAP | |
1876 | ADVERTISE_PAUSE_ASYM); | |
1877 | ||
1878 | bnx2_read_phy(bp, MII_CTRL1000, &adv1000_reg); | |
1879 | adv1000_reg &= PHY_ALL_1000_SPEED; | |
1880 | ||
1881 | if (bp->advertising & ADVERTISED_10baseT_Half) | |
1882 | new_adv_reg |= ADVERTISE_10HALF; | |
1883 | if (bp->advertising & ADVERTISED_10baseT_Full) | |
1884 | new_adv_reg |= ADVERTISE_10FULL; | |
1885 | if (bp->advertising & ADVERTISED_100baseT_Half) | |
1886 | new_adv_reg |= ADVERTISE_100HALF; | |
1887 | if (bp->advertising & ADVERTISED_100baseT_Full) | |
1888 | new_adv_reg |= ADVERTISE_100FULL; | |
1889 | if (bp->advertising & ADVERTISED_1000baseT_Full) | |
1890 | new_adv1000_reg |= ADVERTISE_1000FULL; | |
6aa20a22 | 1891 | |
b6016b76 MC |
1892 | new_adv_reg |= ADVERTISE_CSMA; |
1893 | ||
1894 | new_adv_reg |= bnx2_phy_get_pause_adv(bp); | |
1895 | ||
1896 | if ((adv1000_reg != new_adv1000_reg) || | |
1897 | (adv_reg != new_adv_reg) || | |
1898 | ((bmcr & BMCR_ANENABLE) == 0)) { | |
1899 | ||
ca58c3af | 1900 | bnx2_write_phy(bp, bp->mii_adv, new_adv_reg); |
b6016b76 | 1901 | bnx2_write_phy(bp, MII_CTRL1000, new_adv1000_reg); |
ca58c3af | 1902 | bnx2_write_phy(bp, bp->mii_bmcr, BMCR_ANRESTART | |
b6016b76 MC |
1903 | BMCR_ANENABLE); |
1904 | } | |
1905 | else if (bp->link_up) { | |
1906 | /* Flow ctrl may have changed from auto to forced */ | |
1907 | /* or vice-versa. */ | |
1908 | ||
1909 | bnx2_resolve_flow_ctrl(bp); | |
1910 | bnx2_set_mac_link(bp); | |
1911 | } | |
1912 | return 0; | |
1913 | } | |
1914 | ||
1915 | new_bmcr = 0; | |
1916 | if (bp->req_line_speed == SPEED_100) { | |
1917 | new_bmcr |= BMCR_SPEED100; | |
1918 | } | |
1919 | if (bp->req_duplex == DUPLEX_FULL) { | |
1920 | new_bmcr |= BMCR_FULLDPLX; | |
1921 | } | |
1922 | if (new_bmcr != bmcr) { | |
1923 | u32 bmsr; | |
b6016b76 | 1924 | |
ca58c3af MC |
1925 | bnx2_read_phy(bp, bp->mii_bmsr, &bmsr); |
1926 | bnx2_read_phy(bp, bp->mii_bmsr, &bmsr); | |
6aa20a22 | 1927 | |
b6016b76 MC |
1928 | if (bmsr & BMSR_LSTATUS) { |
1929 | /* Force link down */ | |
ca58c3af | 1930 | bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK); |
a16dda0e MC |
1931 | spin_unlock_bh(&bp->phy_lock); |
1932 | msleep(50); | |
1933 | spin_lock_bh(&bp->phy_lock); | |
1934 | ||
ca58c3af MC |
1935 | bnx2_read_phy(bp, bp->mii_bmsr, &bmsr); |
1936 | bnx2_read_phy(bp, bp->mii_bmsr, &bmsr); | |
b6016b76 MC |
1937 | } |
1938 | ||
ca58c3af | 1939 | bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr); |
b6016b76 MC |
1940 | |
1941 | /* Normally, the new speed is setup after the link has | |
1942 | * gone down and up again. In some cases, link will not go | |
1943 | * down so we need to set up the new speed here. | |
1944 | */ | |
1945 | if (bmsr & BMSR_LSTATUS) { | |
1946 | bp->line_speed = bp->req_line_speed; | |
1947 | bp->duplex = bp->req_duplex; | |
1948 | bnx2_resolve_flow_ctrl(bp); | |
1949 | bnx2_set_mac_link(bp); | |
1950 | } | |
27a005b8 MC |
1951 | } else { |
1952 | bnx2_resolve_flow_ctrl(bp); | |
1953 | bnx2_set_mac_link(bp); | |
b6016b76 MC |
1954 | } |
1955 | return 0; | |
1956 | } | |
1957 | ||
1958 | static int | |
0d8a6571 | 1959 | bnx2_setup_phy(struct bnx2 *bp, u8 port) |
b6016b76 MC |
1960 | { |
1961 | if (bp->loopback == MAC_LOOPBACK) | |
1962 | return 0; | |
1963 | ||
583c28e5 | 1964 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
0d8a6571 | 1965 | return (bnx2_setup_serdes_phy(bp, port)); |
b6016b76 MC |
1966 | } |
1967 | else { | |
1968 | return (bnx2_setup_copper_phy(bp)); | |
1969 | } | |
1970 | } | |
1971 | ||
27a005b8 | 1972 | static int |
9a120bc5 | 1973 | bnx2_init_5709s_phy(struct bnx2 *bp, int reset_phy) |
27a005b8 MC |
1974 | { |
1975 | u32 val; | |
1976 | ||
1977 | bp->mii_bmcr = MII_BMCR + 0x10; | |
1978 | bp->mii_bmsr = MII_BMSR + 0x10; | |
1979 | bp->mii_bmsr1 = MII_BNX2_GP_TOP_AN_STATUS1; | |
1980 | bp->mii_adv = MII_ADVERTISE + 0x10; | |
1981 | bp->mii_lpa = MII_LPA + 0x10; | |
1982 | bp->mii_up1 = MII_BNX2_OVER1G_UP1; | |
1983 | ||
1984 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_AER); | |
1985 | bnx2_write_phy(bp, MII_BNX2_AER_AER, MII_BNX2_AER_AER_AN_MMD); | |
1986 | ||
1987 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
9a120bc5 MC |
1988 | if (reset_phy) |
1989 | bnx2_reset_phy(bp); | |
27a005b8 MC |
1990 | |
1991 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_SERDES_DIG); | |
1992 | ||
1993 | bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_1000XCTL1, &val); | |
1994 | val &= ~MII_BNX2_SD_1000XCTL1_AUTODET; | |
1995 | val |= MII_BNX2_SD_1000XCTL1_FIBER; | |
1996 | bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_1000XCTL1, val); | |
1997 | ||
1998 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G); | |
1999 | bnx2_read_phy(bp, MII_BNX2_OVER1G_UP1, &val); | |
583c28e5 | 2000 | if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) |
27a005b8 MC |
2001 | val |= BCM5708S_UP1_2G5; |
2002 | else | |
2003 | val &= ~BCM5708S_UP1_2G5; | |
2004 | bnx2_write_phy(bp, MII_BNX2_OVER1G_UP1, val); | |
2005 | ||
2006 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_BAM_NXTPG); | |
2007 | bnx2_read_phy(bp, MII_BNX2_BAM_NXTPG_CTL, &val); | |
2008 | val |= MII_BNX2_NXTPG_CTL_T2 | MII_BNX2_NXTPG_CTL_BAM; | |
2009 | bnx2_write_phy(bp, MII_BNX2_BAM_NXTPG_CTL, val); | |
2010 | ||
2011 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_CL73_USERB0); | |
2012 | ||
2013 | val = MII_BNX2_CL73_BAM_EN | MII_BNX2_CL73_BAM_STA_MGR_EN | | |
2014 | MII_BNX2_CL73_BAM_NP_AFT_BP_EN; | |
2015 | bnx2_write_phy(bp, MII_BNX2_CL73_BAM_CTL1, val); | |
2016 | ||
2017 | bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0); | |
2018 | ||
2019 | return 0; | |
2020 | } | |
2021 | ||
b6016b76 | 2022 | static int |
9a120bc5 | 2023 | bnx2_init_5708s_phy(struct bnx2 *bp, int reset_phy) |
5b0c76ad MC |
2024 | { |
2025 | u32 val; | |
2026 | ||
9a120bc5 MC |
2027 | if (reset_phy) |
2028 | bnx2_reset_phy(bp); | |
27a005b8 MC |
2029 | |
2030 | bp->mii_up1 = BCM5708S_UP1; | |
2031 | ||
5b0c76ad MC |
2032 | bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG3); |
2033 | bnx2_write_phy(bp, BCM5708S_DIG_3_0, BCM5708S_DIG_3_0_USE_IEEE); | |
2034 | bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG); | |
2035 | ||
2036 | bnx2_read_phy(bp, BCM5708S_1000X_CTL1, &val); | |
2037 | val |= BCM5708S_1000X_CTL1_FIBER_MODE | BCM5708S_1000X_CTL1_AUTODET_EN; | |
2038 | bnx2_write_phy(bp, BCM5708S_1000X_CTL1, val); | |
2039 | ||
2040 | bnx2_read_phy(bp, BCM5708S_1000X_CTL2, &val); | |
2041 | val |= BCM5708S_1000X_CTL2_PLLEL_DET_EN; | |
2042 | bnx2_write_phy(bp, BCM5708S_1000X_CTL2, val); | |
2043 | ||
583c28e5 | 2044 | if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) { |
5b0c76ad MC |
2045 | bnx2_read_phy(bp, BCM5708S_UP1, &val); |
2046 | val |= BCM5708S_UP1_2G5; | |
2047 | bnx2_write_phy(bp, BCM5708S_UP1, val); | |
2048 | } | |
2049 | ||
2050 | if ((CHIP_ID(bp) == CHIP_ID_5708_A0) || | |
dda1e390 MC |
2051 | (CHIP_ID(bp) == CHIP_ID_5708_B0) || |
2052 | (CHIP_ID(bp) == CHIP_ID_5708_B1)) { | |
5b0c76ad MC |
2053 | /* increase tx signal amplitude */ |
2054 | bnx2_write_phy(bp, BCM5708S_BLK_ADDR, | |
2055 | BCM5708S_BLK_ADDR_TX_MISC); | |
2056 | bnx2_read_phy(bp, BCM5708S_TX_ACTL1, &val); | |
2057 | val &= ~BCM5708S_TX_ACTL1_DRIVER_VCM; | |
2058 | bnx2_write_phy(bp, BCM5708S_TX_ACTL1, val); | |
2059 | bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG); | |
2060 | } | |
2061 | ||
2726d6e1 | 2062 | val = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_CONFIG) & |
5b0c76ad MC |
2063 | BNX2_PORT_HW_CFG_CFG_TXCTL3_MASK; |
2064 | ||
2065 | if (val) { | |
2066 | u32 is_backplane; | |
2067 | ||
2726d6e1 | 2068 | is_backplane = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG); |
5b0c76ad MC |
2069 | if (is_backplane & BNX2_SHARED_HW_CFG_PHY_BACKPLANE) { |
2070 | bnx2_write_phy(bp, BCM5708S_BLK_ADDR, | |
2071 | BCM5708S_BLK_ADDR_TX_MISC); | |
2072 | bnx2_write_phy(bp, BCM5708S_TX_ACTL3, val); | |
2073 | bnx2_write_phy(bp, BCM5708S_BLK_ADDR, | |
2074 | BCM5708S_BLK_ADDR_DIG); | |
2075 | } | |
2076 | } | |
2077 | return 0; | |
2078 | } | |
2079 | ||
2080 | static int | |
9a120bc5 | 2081 | bnx2_init_5706s_phy(struct bnx2 *bp, int reset_phy) |
b6016b76 | 2082 | { |
9a120bc5 MC |
2083 | if (reset_phy) |
2084 | bnx2_reset_phy(bp); | |
27a005b8 | 2085 | |
583c28e5 | 2086 | bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT; |
b6016b76 | 2087 | |
59b47d8a MC |
2088 | if (CHIP_NUM(bp) == CHIP_NUM_5706) |
2089 | REG_WR(bp, BNX2_MISC_GP_HW_CTL0, 0x300); | |
b6016b76 MC |
2090 | |
2091 | if (bp->dev->mtu > 1500) { | |
2092 | u32 val; | |
2093 | ||
2094 | /* Set extended packet length bit */ | |
2095 | bnx2_write_phy(bp, 0x18, 0x7); | |
2096 | bnx2_read_phy(bp, 0x18, &val); | |
2097 | bnx2_write_phy(bp, 0x18, (val & 0xfff8) | 0x4000); | |
2098 | ||
2099 | bnx2_write_phy(bp, 0x1c, 0x6c00); | |
2100 | bnx2_read_phy(bp, 0x1c, &val); | |
2101 | bnx2_write_phy(bp, 0x1c, (val & 0x3ff) | 0xec02); | |
2102 | } | |
2103 | else { | |
2104 | u32 val; | |
2105 | ||
2106 | bnx2_write_phy(bp, 0x18, 0x7); | |
2107 | bnx2_read_phy(bp, 0x18, &val); | |
2108 | bnx2_write_phy(bp, 0x18, val & ~0x4007); | |
2109 | ||
2110 | bnx2_write_phy(bp, 0x1c, 0x6c00); | |
2111 | bnx2_read_phy(bp, 0x1c, &val); | |
2112 | bnx2_write_phy(bp, 0x1c, (val & 0x3fd) | 0xec00); | |
2113 | } | |
2114 | ||
2115 | return 0; | |
2116 | } | |
2117 | ||
2118 | static int | |
9a120bc5 | 2119 | bnx2_init_copper_phy(struct bnx2 *bp, int reset_phy) |
b6016b76 | 2120 | { |
5b0c76ad MC |
2121 | u32 val; |
2122 | ||
9a120bc5 MC |
2123 | if (reset_phy) |
2124 | bnx2_reset_phy(bp); | |
27a005b8 | 2125 | |
583c28e5 | 2126 | if (bp->phy_flags & BNX2_PHY_FLAG_CRC_FIX) { |
b6016b76 MC |
2127 | bnx2_write_phy(bp, 0x18, 0x0c00); |
2128 | bnx2_write_phy(bp, 0x17, 0x000a); | |
2129 | bnx2_write_phy(bp, 0x15, 0x310b); | |
2130 | bnx2_write_phy(bp, 0x17, 0x201f); | |
2131 | bnx2_write_phy(bp, 0x15, 0x9506); | |
2132 | bnx2_write_phy(bp, 0x17, 0x401f); | |
2133 | bnx2_write_phy(bp, 0x15, 0x14e2); | |
2134 | bnx2_write_phy(bp, 0x18, 0x0400); | |
2135 | } | |
2136 | ||
583c28e5 | 2137 | if (bp->phy_flags & BNX2_PHY_FLAG_DIS_EARLY_DAC) { |
b659f44e MC |
2138 | bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, |
2139 | MII_BNX2_DSP_EXPAND_REG | 0x8); | |
2140 | bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &val); | |
2141 | val &= ~(1 << 8); | |
2142 | bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val); | |
2143 | } | |
2144 | ||
b6016b76 | 2145 | if (bp->dev->mtu > 1500) { |
b6016b76 MC |
2146 | /* Set extended packet length bit */ |
2147 | bnx2_write_phy(bp, 0x18, 0x7); | |
2148 | bnx2_read_phy(bp, 0x18, &val); | |
2149 | bnx2_write_phy(bp, 0x18, val | 0x4000); | |
2150 | ||
2151 | bnx2_read_phy(bp, 0x10, &val); | |
2152 | bnx2_write_phy(bp, 0x10, val | 0x1); | |
2153 | } | |
2154 | else { | |
b6016b76 MC |
2155 | bnx2_write_phy(bp, 0x18, 0x7); |
2156 | bnx2_read_phy(bp, 0x18, &val); | |
2157 | bnx2_write_phy(bp, 0x18, val & ~0x4007); | |
2158 | ||
2159 | bnx2_read_phy(bp, 0x10, &val); | |
2160 | bnx2_write_phy(bp, 0x10, val & ~0x1); | |
2161 | } | |
2162 | ||
5b0c76ad MC |
2163 | /* ethernet@wirespeed */ |
2164 | bnx2_write_phy(bp, 0x18, 0x7007); | |
2165 | bnx2_read_phy(bp, 0x18, &val); | |
2166 | bnx2_write_phy(bp, 0x18, val | (1 << 15) | (1 << 4)); | |
b6016b76 MC |
2167 | return 0; |
2168 | } | |
2169 | ||
2170 | ||
2171 | static int | |
9a120bc5 | 2172 | bnx2_init_phy(struct bnx2 *bp, int reset_phy) |
b6016b76 MC |
2173 | { |
2174 | u32 val; | |
2175 | int rc = 0; | |
2176 | ||
583c28e5 MC |
2177 | bp->phy_flags &= ~BNX2_PHY_FLAG_INT_MODE_MASK; |
2178 | bp->phy_flags |= BNX2_PHY_FLAG_INT_MODE_LINK_READY; | |
b6016b76 | 2179 | |
ca58c3af MC |
2180 | bp->mii_bmcr = MII_BMCR; |
2181 | bp->mii_bmsr = MII_BMSR; | |
27a005b8 | 2182 | bp->mii_bmsr1 = MII_BMSR; |
ca58c3af MC |
2183 | bp->mii_adv = MII_ADVERTISE; |
2184 | bp->mii_lpa = MII_LPA; | |
2185 | ||
b6016b76 MC |
2186 | REG_WR(bp, BNX2_EMAC_ATTENTION_ENA, BNX2_EMAC_ATTENTION_ENA_LINK); |
2187 | ||
583c28e5 | 2188 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
0d8a6571 MC |
2189 | goto setup_phy; |
2190 | ||
b6016b76 MC |
2191 | bnx2_read_phy(bp, MII_PHYSID1, &val); |
2192 | bp->phy_id = val << 16; | |
2193 | bnx2_read_phy(bp, MII_PHYSID2, &val); | |
2194 | bp->phy_id |= val & 0xffff; | |
2195 | ||
583c28e5 | 2196 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
5b0c76ad | 2197 | if (CHIP_NUM(bp) == CHIP_NUM_5706) |
9a120bc5 | 2198 | rc = bnx2_init_5706s_phy(bp, reset_phy); |
5b0c76ad | 2199 | else if (CHIP_NUM(bp) == CHIP_NUM_5708) |
9a120bc5 | 2200 | rc = bnx2_init_5708s_phy(bp, reset_phy); |
27a005b8 | 2201 | else if (CHIP_NUM(bp) == CHIP_NUM_5709) |
9a120bc5 | 2202 | rc = bnx2_init_5709s_phy(bp, reset_phy); |
b6016b76 MC |
2203 | } |
2204 | else { | |
9a120bc5 | 2205 | rc = bnx2_init_copper_phy(bp, reset_phy); |
b6016b76 MC |
2206 | } |
2207 | ||
0d8a6571 MC |
2208 | setup_phy: |
2209 | if (!rc) | |
2210 | rc = bnx2_setup_phy(bp, bp->phy_port); | |
b6016b76 MC |
2211 | |
2212 | return rc; | |
2213 | } | |
2214 | ||
2215 | static int | |
2216 | bnx2_set_mac_loopback(struct bnx2 *bp) | |
2217 | { | |
2218 | u32 mac_mode; | |
2219 | ||
2220 | mac_mode = REG_RD(bp, BNX2_EMAC_MODE); | |
2221 | mac_mode &= ~BNX2_EMAC_MODE_PORT; | |
2222 | mac_mode |= BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK; | |
2223 | REG_WR(bp, BNX2_EMAC_MODE, mac_mode); | |
2224 | bp->link_up = 1; | |
2225 | return 0; | |
2226 | } | |
2227 | ||
bc5a0690 MC |
2228 | static int bnx2_test_link(struct bnx2 *); |
2229 | ||
2230 | static int | |
2231 | bnx2_set_phy_loopback(struct bnx2 *bp) | |
2232 | { | |
2233 | u32 mac_mode; | |
2234 | int rc, i; | |
2235 | ||
2236 | spin_lock_bh(&bp->phy_lock); | |
ca58c3af | 2237 | rc = bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK | BMCR_FULLDPLX | |
bc5a0690 MC |
2238 | BMCR_SPEED1000); |
2239 | spin_unlock_bh(&bp->phy_lock); | |
2240 | if (rc) | |
2241 | return rc; | |
2242 | ||
2243 | for (i = 0; i < 10; i++) { | |
2244 | if (bnx2_test_link(bp) == 0) | |
2245 | break; | |
80be4434 | 2246 | msleep(100); |
bc5a0690 MC |
2247 | } |
2248 | ||
2249 | mac_mode = REG_RD(bp, BNX2_EMAC_MODE); | |
2250 | mac_mode &= ~(BNX2_EMAC_MODE_PORT | BNX2_EMAC_MODE_HALF_DUPLEX | | |
2251 | BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK | | |
59b47d8a | 2252 | BNX2_EMAC_MODE_25G_MODE); |
bc5a0690 MC |
2253 | |
2254 | mac_mode |= BNX2_EMAC_MODE_PORT_GMII; | |
2255 | REG_WR(bp, BNX2_EMAC_MODE, mac_mode); | |
2256 | bp->link_up = 1; | |
2257 | return 0; | |
2258 | } | |
2259 | ||
b6016b76 | 2260 | static int |
b090ae2b | 2261 | bnx2_fw_sync(struct bnx2 *bp, u32 msg_data, int silent) |
b6016b76 MC |
2262 | { |
2263 | int i; | |
2264 | u32 val; | |
2265 | ||
b6016b76 MC |
2266 | bp->fw_wr_seq++; |
2267 | msg_data |= bp->fw_wr_seq; | |
2268 | ||
2726d6e1 | 2269 | bnx2_shmem_wr(bp, BNX2_DRV_MB, msg_data); |
b6016b76 MC |
2270 | |
2271 | /* wait for an acknowledgement. */ | |
b090ae2b MC |
2272 | for (i = 0; i < (FW_ACK_TIME_OUT_MS / 10); i++) { |
2273 | msleep(10); | |
b6016b76 | 2274 | |
2726d6e1 | 2275 | val = bnx2_shmem_rd(bp, BNX2_FW_MB); |
b6016b76 MC |
2276 | |
2277 | if ((val & BNX2_FW_MSG_ACK) == (msg_data & BNX2_DRV_MSG_SEQ)) | |
2278 | break; | |
2279 | } | |
b090ae2b MC |
2280 | if ((msg_data & BNX2_DRV_MSG_DATA) == BNX2_DRV_MSG_DATA_WAIT0) |
2281 | return 0; | |
b6016b76 MC |
2282 | |
2283 | /* If we timed out, inform the firmware that this is the case. */ | |
b090ae2b MC |
2284 | if ((val & BNX2_FW_MSG_ACK) != (msg_data & BNX2_DRV_MSG_SEQ)) { |
2285 | if (!silent) | |
2286 | printk(KERN_ERR PFX "fw sync timeout, reset code = " | |
2287 | "%x\n", msg_data); | |
b6016b76 MC |
2288 | |
2289 | msg_data &= ~BNX2_DRV_MSG_CODE; | |
2290 | msg_data |= BNX2_DRV_MSG_CODE_FW_TIMEOUT; | |
2291 | ||
2726d6e1 | 2292 | bnx2_shmem_wr(bp, BNX2_DRV_MB, msg_data); |
b6016b76 | 2293 | |
b6016b76 MC |
2294 | return -EBUSY; |
2295 | } | |
2296 | ||
b090ae2b MC |
2297 | if ((val & BNX2_FW_MSG_STATUS_MASK) != BNX2_FW_MSG_STATUS_OK) |
2298 | return -EIO; | |
2299 | ||
b6016b76 MC |
2300 | return 0; |
2301 | } | |
2302 | ||
59b47d8a MC |
2303 | static int |
2304 | bnx2_init_5709_context(struct bnx2 *bp) | |
2305 | { | |
2306 | int i, ret = 0; | |
2307 | u32 val; | |
2308 | ||
2309 | val = BNX2_CTX_COMMAND_ENABLED | BNX2_CTX_COMMAND_MEM_INIT | (1 << 12); | |
2310 | val |= (BCM_PAGE_BITS - 8) << 16; | |
2311 | REG_WR(bp, BNX2_CTX_COMMAND, val); | |
641bdcd5 MC |
2312 | for (i = 0; i < 10; i++) { |
2313 | val = REG_RD(bp, BNX2_CTX_COMMAND); | |
2314 | if (!(val & BNX2_CTX_COMMAND_MEM_INIT)) | |
2315 | break; | |
2316 | udelay(2); | |
2317 | } | |
2318 | if (val & BNX2_CTX_COMMAND_MEM_INIT) | |
2319 | return -EBUSY; | |
2320 | ||
59b47d8a MC |
2321 | for (i = 0; i < bp->ctx_pages; i++) { |
2322 | int j; | |
2323 | ||
352f7687 MC |
2324 | if (bp->ctx_blk[i]) |
2325 | memset(bp->ctx_blk[i], 0, BCM_PAGE_SIZE); | |
2326 | else | |
2327 | return -ENOMEM; | |
2328 | ||
59b47d8a MC |
2329 | REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_DATA0, |
2330 | (bp->ctx_blk_mapping[i] & 0xffffffff) | | |
2331 | BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID); | |
2332 | REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_DATA1, | |
2333 | (u64) bp->ctx_blk_mapping[i] >> 32); | |
2334 | REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_CTRL, i | | |
2335 | BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ); | |
2336 | for (j = 0; j < 10; j++) { | |
2337 | ||
2338 | val = REG_RD(bp, BNX2_CTX_HOST_PAGE_TBL_CTRL); | |
2339 | if (!(val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ)) | |
2340 | break; | |
2341 | udelay(5); | |
2342 | } | |
2343 | if (val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ) { | |
2344 | ret = -EBUSY; | |
2345 | break; | |
2346 | } | |
2347 | } | |
2348 | return ret; | |
2349 | } | |
2350 | ||
b6016b76 MC |
2351 | static void |
2352 | bnx2_init_context(struct bnx2 *bp) | |
2353 | { | |
2354 | u32 vcid; | |
2355 | ||
2356 | vcid = 96; | |
2357 | while (vcid) { | |
2358 | u32 vcid_addr, pcid_addr, offset; | |
7947b20e | 2359 | int i; |
b6016b76 MC |
2360 | |
2361 | vcid--; | |
2362 | ||
2363 | if (CHIP_ID(bp) == CHIP_ID_5706_A0) { | |
2364 | u32 new_vcid; | |
2365 | ||
2366 | vcid_addr = GET_PCID_ADDR(vcid); | |
2367 | if (vcid & 0x8) { | |
2368 | new_vcid = 0x60 + (vcid & 0xf0) + (vcid & 0x7); | |
2369 | } | |
2370 | else { | |
2371 | new_vcid = vcid; | |
2372 | } | |
2373 | pcid_addr = GET_PCID_ADDR(new_vcid); | |
2374 | } | |
2375 | else { | |
2376 | vcid_addr = GET_CID_ADDR(vcid); | |
2377 | pcid_addr = vcid_addr; | |
2378 | } | |
2379 | ||
7947b20e MC |
2380 | for (i = 0; i < (CTX_SIZE / PHY_CTX_SIZE); i++) { |
2381 | vcid_addr += (i << PHY_CTX_SHIFT); | |
2382 | pcid_addr += (i << PHY_CTX_SHIFT); | |
b6016b76 | 2383 | |
5d5d0015 | 2384 | REG_WR(bp, BNX2_CTX_VIRT_ADDR, vcid_addr); |
7947b20e | 2385 | REG_WR(bp, BNX2_CTX_PAGE_TBL, pcid_addr); |
b6016b76 | 2386 | |
7947b20e MC |
2387 | /* Zero out the context. */ |
2388 | for (offset = 0; offset < PHY_CTX_SIZE; offset += 4) | |
62a8313c | 2389 | bnx2_ctx_wr(bp, vcid_addr, offset, 0); |
7947b20e | 2390 | } |
b6016b76 MC |
2391 | } |
2392 | } | |
2393 | ||
2394 | static int | |
2395 | bnx2_alloc_bad_rbuf(struct bnx2 *bp) | |
2396 | { | |
2397 | u16 *good_mbuf; | |
2398 | u32 good_mbuf_cnt; | |
2399 | u32 val; | |
2400 | ||
2401 | good_mbuf = kmalloc(512 * sizeof(u16), GFP_KERNEL); | |
2402 | if (good_mbuf == NULL) { | |
2403 | printk(KERN_ERR PFX "Failed to allocate memory in " | |
2404 | "bnx2_alloc_bad_rbuf\n"); | |
2405 | return -ENOMEM; | |
2406 | } | |
2407 | ||
2408 | REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS, | |
2409 | BNX2_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE); | |
2410 | ||
2411 | good_mbuf_cnt = 0; | |
2412 | ||
2413 | /* Allocate a bunch of mbufs and save the good ones in an array. */ | |
2726d6e1 | 2414 | val = bnx2_reg_rd_ind(bp, BNX2_RBUF_STATUS1); |
b6016b76 | 2415 | while (val & BNX2_RBUF_STATUS1_FREE_COUNT) { |
2726d6e1 MC |
2416 | bnx2_reg_wr_ind(bp, BNX2_RBUF_COMMAND, |
2417 | BNX2_RBUF_COMMAND_ALLOC_REQ); | |
b6016b76 | 2418 | |
2726d6e1 | 2419 | val = bnx2_reg_rd_ind(bp, BNX2_RBUF_FW_BUF_ALLOC); |
b6016b76 MC |
2420 | |
2421 | val &= BNX2_RBUF_FW_BUF_ALLOC_VALUE; | |
2422 | ||
2423 | /* The addresses with Bit 9 set are bad memory blocks. */ | |
2424 | if (!(val & (1 << 9))) { | |
2425 | good_mbuf[good_mbuf_cnt] = (u16) val; | |
2426 | good_mbuf_cnt++; | |
2427 | } | |
2428 | ||
2726d6e1 | 2429 | val = bnx2_reg_rd_ind(bp, BNX2_RBUF_STATUS1); |
b6016b76 MC |
2430 | } |
2431 | ||
2432 | /* Free the good ones back to the mbuf pool thus discarding | |
2433 | * all the bad ones. */ | |
2434 | while (good_mbuf_cnt) { | |
2435 | good_mbuf_cnt--; | |
2436 | ||
2437 | val = good_mbuf[good_mbuf_cnt]; | |
2438 | val = (val << 9) | val | 1; | |
2439 | ||
2726d6e1 | 2440 | bnx2_reg_wr_ind(bp, BNX2_RBUF_FW_BUF_FREE, val); |
b6016b76 MC |
2441 | } |
2442 | kfree(good_mbuf); | |
2443 | return 0; | |
2444 | } | |
2445 | ||
2446 | static void | |
6aa20a22 | 2447 | bnx2_set_mac_addr(struct bnx2 *bp) |
b6016b76 MC |
2448 | { |
2449 | u32 val; | |
2450 | u8 *mac_addr = bp->dev->dev_addr; | |
2451 | ||
2452 | val = (mac_addr[0] << 8) | mac_addr[1]; | |
2453 | ||
2454 | REG_WR(bp, BNX2_EMAC_MAC_MATCH0, val); | |
2455 | ||
6aa20a22 | 2456 | val = (mac_addr[2] << 24) | (mac_addr[3] << 16) | |
b6016b76 MC |
2457 | (mac_addr[4] << 8) | mac_addr[5]; |
2458 | ||
2459 | REG_WR(bp, BNX2_EMAC_MAC_MATCH1, val); | |
2460 | } | |
2461 | ||
47bf4246 | 2462 | static inline int |
bb4f98ab | 2463 | bnx2_alloc_rx_page(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index) |
47bf4246 MC |
2464 | { |
2465 | dma_addr_t mapping; | |
bb4f98ab | 2466 | struct sw_pg *rx_pg = &rxr->rx_pg_ring[index]; |
47bf4246 | 2467 | struct rx_bd *rxbd = |
bb4f98ab | 2468 | &rxr->rx_pg_desc_ring[RX_RING(index)][RX_IDX(index)]; |
47bf4246 MC |
2469 | struct page *page = alloc_page(GFP_ATOMIC); |
2470 | ||
2471 | if (!page) | |
2472 | return -ENOMEM; | |
2473 | mapping = pci_map_page(bp->pdev, page, 0, PAGE_SIZE, | |
2474 | PCI_DMA_FROMDEVICE); | |
2475 | rx_pg->page = page; | |
2476 | pci_unmap_addr_set(rx_pg, mapping, mapping); | |
2477 | rxbd->rx_bd_haddr_hi = (u64) mapping >> 32; | |
2478 | rxbd->rx_bd_haddr_lo = (u64) mapping & 0xffffffff; | |
2479 | return 0; | |
2480 | } | |
2481 | ||
2482 | static void | |
bb4f98ab | 2483 | bnx2_free_rx_page(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index) |
47bf4246 | 2484 | { |
bb4f98ab | 2485 | struct sw_pg *rx_pg = &rxr->rx_pg_ring[index]; |
47bf4246 MC |
2486 | struct page *page = rx_pg->page; |
2487 | ||
2488 | if (!page) | |
2489 | return; | |
2490 | ||
2491 | pci_unmap_page(bp->pdev, pci_unmap_addr(rx_pg, mapping), PAGE_SIZE, | |
2492 | PCI_DMA_FROMDEVICE); | |
2493 | ||
2494 | __free_page(page); | |
2495 | rx_pg->page = NULL; | |
2496 | } | |
2497 | ||
b6016b76 | 2498 | static inline int |
bb4f98ab | 2499 | bnx2_alloc_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index) |
b6016b76 MC |
2500 | { |
2501 | struct sk_buff *skb; | |
bb4f98ab | 2502 | struct sw_bd *rx_buf = &rxr->rx_buf_ring[index]; |
b6016b76 | 2503 | dma_addr_t mapping; |
bb4f98ab | 2504 | struct rx_bd *rxbd = &rxr->rx_desc_ring[RX_RING(index)][RX_IDX(index)]; |
b6016b76 MC |
2505 | unsigned long align; |
2506 | ||
932f3772 | 2507 | skb = netdev_alloc_skb(bp->dev, bp->rx_buf_size); |
b6016b76 MC |
2508 | if (skb == NULL) { |
2509 | return -ENOMEM; | |
2510 | } | |
2511 | ||
59b47d8a MC |
2512 | if (unlikely((align = (unsigned long) skb->data & (BNX2_RX_ALIGN - 1)))) |
2513 | skb_reserve(skb, BNX2_RX_ALIGN - align); | |
b6016b76 | 2514 | |
b6016b76 MC |
2515 | mapping = pci_map_single(bp->pdev, skb->data, bp->rx_buf_use_size, |
2516 | PCI_DMA_FROMDEVICE); | |
2517 | ||
2518 | rx_buf->skb = skb; | |
2519 | pci_unmap_addr_set(rx_buf, mapping, mapping); | |
2520 | ||
2521 | rxbd->rx_bd_haddr_hi = (u64) mapping >> 32; | |
2522 | rxbd->rx_bd_haddr_lo = (u64) mapping & 0xffffffff; | |
2523 | ||
bb4f98ab | 2524 | rxr->rx_prod_bseq += bp->rx_buf_use_size; |
b6016b76 MC |
2525 | |
2526 | return 0; | |
2527 | } | |
2528 | ||
da3e4fbe | 2529 | static int |
35efa7c1 | 2530 | bnx2_phy_event_is_set(struct bnx2 *bp, struct bnx2_napi *bnapi, u32 event) |
b6016b76 | 2531 | { |
43e80b89 | 2532 | struct status_block *sblk = bnapi->status_blk.msi; |
b6016b76 | 2533 | u32 new_link_state, old_link_state; |
da3e4fbe | 2534 | int is_set = 1; |
b6016b76 | 2535 | |
da3e4fbe MC |
2536 | new_link_state = sblk->status_attn_bits & event; |
2537 | old_link_state = sblk->status_attn_bits_ack & event; | |
b6016b76 | 2538 | if (new_link_state != old_link_state) { |
da3e4fbe MC |
2539 | if (new_link_state) |
2540 | REG_WR(bp, BNX2_PCICFG_STATUS_BIT_SET_CMD, event); | |
2541 | else | |
2542 | REG_WR(bp, BNX2_PCICFG_STATUS_BIT_CLEAR_CMD, event); | |
2543 | } else | |
2544 | is_set = 0; | |
2545 | ||
2546 | return is_set; | |
2547 | } | |
2548 | ||
2549 | static void | |
35efa7c1 | 2550 | bnx2_phy_int(struct bnx2 *bp, struct bnx2_napi *bnapi) |
da3e4fbe | 2551 | { |
74ecc62d MC |
2552 | spin_lock(&bp->phy_lock); |
2553 | ||
2554 | if (bnx2_phy_event_is_set(bp, bnapi, STATUS_ATTN_BITS_LINK_STATE)) | |
b6016b76 | 2555 | bnx2_set_link(bp); |
35efa7c1 | 2556 | if (bnx2_phy_event_is_set(bp, bnapi, STATUS_ATTN_BITS_TIMER_ABORT)) |
0d8a6571 MC |
2557 | bnx2_set_remote_link(bp); |
2558 | ||
74ecc62d MC |
2559 | spin_unlock(&bp->phy_lock); |
2560 | ||
b6016b76 MC |
2561 | } |
2562 | ||
ead7270b | 2563 | static inline u16 |
35efa7c1 | 2564 | bnx2_get_hw_tx_cons(struct bnx2_napi *bnapi) |
ead7270b MC |
2565 | { |
2566 | u16 cons; | |
2567 | ||
43e80b89 MC |
2568 | /* Tell compiler that status block fields can change. */ |
2569 | barrier(); | |
2570 | cons = *bnapi->hw_tx_cons_ptr; | |
ead7270b MC |
2571 | if (unlikely((cons & MAX_TX_DESC_CNT) == MAX_TX_DESC_CNT)) |
2572 | cons++; | |
2573 | return cons; | |
2574 | } | |
2575 | ||
57851d84 MC |
2576 | static int |
2577 | bnx2_tx_int(struct bnx2 *bp, struct bnx2_napi *bnapi, int budget) | |
b6016b76 | 2578 | { |
35e9010b | 2579 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; |
b6016b76 | 2580 | u16 hw_cons, sw_cons, sw_ring_cons; |
57851d84 | 2581 | int tx_pkt = 0; |
b6016b76 | 2582 | |
35efa7c1 | 2583 | hw_cons = bnx2_get_hw_tx_cons(bnapi); |
35e9010b | 2584 | sw_cons = txr->tx_cons; |
b6016b76 MC |
2585 | |
2586 | while (sw_cons != hw_cons) { | |
2587 | struct sw_bd *tx_buf; | |
2588 | struct sk_buff *skb; | |
2589 | int i, last; | |
2590 | ||
2591 | sw_ring_cons = TX_RING_IDX(sw_cons); | |
2592 | ||
35e9010b | 2593 | tx_buf = &txr->tx_buf_ring[sw_ring_cons]; |
b6016b76 | 2594 | skb = tx_buf->skb; |
1d39ed56 | 2595 | |
b6016b76 | 2596 | /* partial BD completions possible with TSO packets */ |
89114afd | 2597 | if (skb_is_gso(skb)) { |
b6016b76 MC |
2598 | u16 last_idx, last_ring_idx; |
2599 | ||
2600 | last_idx = sw_cons + | |
2601 | skb_shinfo(skb)->nr_frags + 1; | |
2602 | last_ring_idx = sw_ring_cons + | |
2603 | skb_shinfo(skb)->nr_frags + 1; | |
2604 | if (unlikely(last_ring_idx >= MAX_TX_DESC_CNT)) { | |
2605 | last_idx++; | |
2606 | } | |
2607 | if (((s16) ((s16) last_idx - (s16) hw_cons)) > 0) { | |
2608 | break; | |
2609 | } | |
2610 | } | |
1d39ed56 | 2611 | |
b6016b76 MC |
2612 | pci_unmap_single(bp->pdev, pci_unmap_addr(tx_buf, mapping), |
2613 | skb_headlen(skb), PCI_DMA_TODEVICE); | |
2614 | ||
2615 | tx_buf->skb = NULL; | |
2616 | last = skb_shinfo(skb)->nr_frags; | |
2617 | ||
2618 | for (i = 0; i < last; i++) { | |
2619 | sw_cons = NEXT_TX_BD(sw_cons); | |
2620 | ||
2621 | pci_unmap_page(bp->pdev, | |
2622 | pci_unmap_addr( | |
35e9010b | 2623 | &txr->tx_buf_ring[TX_RING_IDX(sw_cons)], |
b6016b76 MC |
2624 | mapping), |
2625 | skb_shinfo(skb)->frags[i].size, | |
2626 | PCI_DMA_TODEVICE); | |
2627 | } | |
2628 | ||
2629 | sw_cons = NEXT_TX_BD(sw_cons); | |
2630 | ||
745720e5 | 2631 | dev_kfree_skb(skb); |
57851d84 MC |
2632 | tx_pkt++; |
2633 | if (tx_pkt == budget) | |
2634 | break; | |
b6016b76 | 2635 | |
35efa7c1 | 2636 | hw_cons = bnx2_get_hw_tx_cons(bnapi); |
b6016b76 MC |
2637 | } |
2638 | ||
35e9010b MC |
2639 | txr->hw_tx_cons = hw_cons; |
2640 | txr->tx_cons = sw_cons; | |
2f8af120 MC |
2641 | /* Need to make the tx_cons update visible to bnx2_start_xmit() |
2642 | * before checking for netif_queue_stopped(). Without the | |
2643 | * memory barrier, there is a small possibility that bnx2_start_xmit() | |
2644 | * will miss it and cause the queue to be stopped forever. | |
2645 | */ | |
2646 | smp_mb(); | |
b6016b76 | 2647 | |
2f8af120 | 2648 | if (unlikely(netif_queue_stopped(bp->dev)) && |
35e9010b | 2649 | (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh)) { |
2f8af120 | 2650 | netif_tx_lock(bp->dev); |
b6016b76 | 2651 | if ((netif_queue_stopped(bp->dev)) && |
35e9010b | 2652 | (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh)) |
b6016b76 | 2653 | netif_wake_queue(bp->dev); |
2f8af120 | 2654 | netif_tx_unlock(bp->dev); |
b6016b76 | 2655 | } |
57851d84 | 2656 | return tx_pkt; |
b6016b76 MC |
2657 | } |
2658 | ||
1db82f2a | 2659 | static void |
bb4f98ab | 2660 | bnx2_reuse_rx_skb_pages(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, |
a1f60190 | 2661 | struct sk_buff *skb, int count) |
1db82f2a MC |
2662 | { |
2663 | struct sw_pg *cons_rx_pg, *prod_rx_pg; | |
2664 | struct rx_bd *cons_bd, *prod_bd; | |
2665 | dma_addr_t mapping; | |
2666 | int i; | |
bb4f98ab MC |
2667 | u16 hw_prod = rxr->rx_pg_prod, prod; |
2668 | u16 cons = rxr->rx_pg_cons; | |
1db82f2a MC |
2669 | |
2670 | for (i = 0; i < count; i++) { | |
2671 | prod = RX_PG_RING_IDX(hw_prod); | |
2672 | ||
bb4f98ab MC |
2673 | prod_rx_pg = &rxr->rx_pg_ring[prod]; |
2674 | cons_rx_pg = &rxr->rx_pg_ring[cons]; | |
2675 | cons_bd = &rxr->rx_pg_desc_ring[RX_RING(cons)][RX_IDX(cons)]; | |
2676 | prod_bd = &rxr->rx_pg_desc_ring[RX_RING(prod)][RX_IDX(prod)]; | |
1db82f2a MC |
2677 | |
2678 | if (i == 0 && skb) { | |
2679 | struct page *page; | |
2680 | struct skb_shared_info *shinfo; | |
2681 | ||
2682 | shinfo = skb_shinfo(skb); | |
2683 | shinfo->nr_frags--; | |
2684 | page = shinfo->frags[shinfo->nr_frags].page; | |
2685 | shinfo->frags[shinfo->nr_frags].page = NULL; | |
2686 | mapping = pci_map_page(bp->pdev, page, 0, PAGE_SIZE, | |
2687 | PCI_DMA_FROMDEVICE); | |
2688 | cons_rx_pg->page = page; | |
2689 | pci_unmap_addr_set(cons_rx_pg, mapping, mapping); | |
2690 | dev_kfree_skb(skb); | |
2691 | } | |
2692 | if (prod != cons) { | |
2693 | prod_rx_pg->page = cons_rx_pg->page; | |
2694 | cons_rx_pg->page = NULL; | |
2695 | pci_unmap_addr_set(prod_rx_pg, mapping, | |
2696 | pci_unmap_addr(cons_rx_pg, mapping)); | |
2697 | ||
2698 | prod_bd->rx_bd_haddr_hi = cons_bd->rx_bd_haddr_hi; | |
2699 | prod_bd->rx_bd_haddr_lo = cons_bd->rx_bd_haddr_lo; | |
2700 | ||
2701 | } | |
2702 | cons = RX_PG_RING_IDX(NEXT_RX_BD(cons)); | |
2703 | hw_prod = NEXT_RX_BD(hw_prod); | |
2704 | } | |
bb4f98ab MC |
2705 | rxr->rx_pg_prod = hw_prod; |
2706 | rxr->rx_pg_cons = cons; | |
1db82f2a MC |
2707 | } |
2708 | ||
b6016b76 | 2709 | static inline void |
bb4f98ab MC |
2710 | bnx2_reuse_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, |
2711 | struct sk_buff *skb, u16 cons, u16 prod) | |
b6016b76 | 2712 | { |
236b6394 MC |
2713 | struct sw_bd *cons_rx_buf, *prod_rx_buf; |
2714 | struct rx_bd *cons_bd, *prod_bd; | |
2715 | ||
bb4f98ab MC |
2716 | cons_rx_buf = &rxr->rx_buf_ring[cons]; |
2717 | prod_rx_buf = &rxr->rx_buf_ring[prod]; | |
b6016b76 MC |
2718 | |
2719 | pci_dma_sync_single_for_device(bp->pdev, | |
2720 | pci_unmap_addr(cons_rx_buf, mapping), | |
601d3d18 | 2721 | BNX2_RX_OFFSET + BNX2_RX_COPY_THRESH, PCI_DMA_FROMDEVICE); |
b6016b76 | 2722 | |
bb4f98ab | 2723 | rxr->rx_prod_bseq += bp->rx_buf_use_size; |
b6016b76 | 2724 | |
236b6394 | 2725 | prod_rx_buf->skb = skb; |
b6016b76 | 2726 | |
236b6394 MC |
2727 | if (cons == prod) |
2728 | return; | |
b6016b76 | 2729 | |
236b6394 MC |
2730 | pci_unmap_addr_set(prod_rx_buf, mapping, |
2731 | pci_unmap_addr(cons_rx_buf, mapping)); | |
2732 | ||
bb4f98ab MC |
2733 | cons_bd = &rxr->rx_desc_ring[RX_RING(cons)][RX_IDX(cons)]; |
2734 | prod_bd = &rxr->rx_desc_ring[RX_RING(prod)][RX_IDX(prod)]; | |
236b6394 MC |
2735 | prod_bd->rx_bd_haddr_hi = cons_bd->rx_bd_haddr_hi; |
2736 | prod_bd->rx_bd_haddr_lo = cons_bd->rx_bd_haddr_lo; | |
b6016b76 MC |
2737 | } |
2738 | ||
85833c62 | 2739 | static int |
bb4f98ab | 2740 | bnx2_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, struct sk_buff *skb, |
a1f60190 MC |
2741 | unsigned int len, unsigned int hdr_len, dma_addr_t dma_addr, |
2742 | u32 ring_idx) | |
85833c62 MC |
2743 | { |
2744 | int err; | |
2745 | u16 prod = ring_idx & 0xffff; | |
2746 | ||
bb4f98ab | 2747 | err = bnx2_alloc_rx_skb(bp, rxr, prod); |
85833c62 | 2748 | if (unlikely(err)) { |
bb4f98ab | 2749 | bnx2_reuse_rx_skb(bp, rxr, skb, (u16) (ring_idx >> 16), prod); |
1db82f2a MC |
2750 | if (hdr_len) { |
2751 | unsigned int raw_len = len + 4; | |
2752 | int pages = PAGE_ALIGN(raw_len - hdr_len) >> PAGE_SHIFT; | |
2753 | ||
bb4f98ab | 2754 | bnx2_reuse_rx_skb_pages(bp, rxr, NULL, pages); |
1db82f2a | 2755 | } |
85833c62 MC |
2756 | return err; |
2757 | } | |
2758 | ||
d89cb6af | 2759 | skb_reserve(skb, BNX2_RX_OFFSET); |
85833c62 MC |
2760 | pci_unmap_single(bp->pdev, dma_addr, bp->rx_buf_use_size, |
2761 | PCI_DMA_FROMDEVICE); | |
2762 | ||
1db82f2a MC |
2763 | if (hdr_len == 0) { |
2764 | skb_put(skb, len); | |
2765 | return 0; | |
2766 | } else { | |
2767 | unsigned int i, frag_len, frag_size, pages; | |
2768 | struct sw_pg *rx_pg; | |
bb4f98ab MC |
2769 | u16 pg_cons = rxr->rx_pg_cons; |
2770 | u16 pg_prod = rxr->rx_pg_prod; | |
1db82f2a MC |
2771 | |
2772 | frag_size = len + 4 - hdr_len; | |
2773 | pages = PAGE_ALIGN(frag_size) >> PAGE_SHIFT; | |
2774 | skb_put(skb, hdr_len); | |
2775 | ||
2776 | for (i = 0; i < pages; i++) { | |
2777 | frag_len = min(frag_size, (unsigned int) PAGE_SIZE); | |
2778 | if (unlikely(frag_len <= 4)) { | |
2779 | unsigned int tail = 4 - frag_len; | |
2780 | ||
bb4f98ab MC |
2781 | rxr->rx_pg_cons = pg_cons; |
2782 | rxr->rx_pg_prod = pg_prod; | |
2783 | bnx2_reuse_rx_skb_pages(bp, rxr, NULL, | |
a1f60190 | 2784 | pages - i); |
1db82f2a MC |
2785 | skb->len -= tail; |
2786 | if (i == 0) { | |
2787 | skb->tail -= tail; | |
2788 | } else { | |
2789 | skb_frag_t *frag = | |
2790 | &skb_shinfo(skb)->frags[i - 1]; | |
2791 | frag->size -= tail; | |
2792 | skb->data_len -= tail; | |
2793 | skb->truesize -= tail; | |
2794 | } | |
2795 | return 0; | |
2796 | } | |
bb4f98ab | 2797 | rx_pg = &rxr->rx_pg_ring[pg_cons]; |
1db82f2a MC |
2798 | |
2799 | pci_unmap_page(bp->pdev, pci_unmap_addr(rx_pg, mapping), | |
2800 | PAGE_SIZE, PCI_DMA_FROMDEVICE); | |
2801 | ||
2802 | if (i == pages - 1) | |
2803 | frag_len -= 4; | |
2804 | ||
2805 | skb_fill_page_desc(skb, i, rx_pg->page, 0, frag_len); | |
2806 | rx_pg->page = NULL; | |
2807 | ||
bb4f98ab MC |
2808 | err = bnx2_alloc_rx_page(bp, rxr, |
2809 | RX_PG_RING_IDX(pg_prod)); | |
1db82f2a | 2810 | if (unlikely(err)) { |
bb4f98ab MC |
2811 | rxr->rx_pg_cons = pg_cons; |
2812 | rxr->rx_pg_prod = pg_prod; | |
2813 | bnx2_reuse_rx_skb_pages(bp, rxr, skb, | |
a1f60190 | 2814 | pages - i); |
1db82f2a MC |
2815 | return err; |
2816 | } | |
2817 | ||
2818 | frag_size -= frag_len; | |
2819 | skb->data_len += frag_len; | |
2820 | skb->truesize += frag_len; | |
2821 | skb->len += frag_len; | |
2822 | ||
2823 | pg_prod = NEXT_RX_BD(pg_prod); | |
2824 | pg_cons = RX_PG_RING_IDX(NEXT_RX_BD(pg_cons)); | |
2825 | } | |
bb4f98ab MC |
2826 | rxr->rx_pg_prod = pg_prod; |
2827 | rxr->rx_pg_cons = pg_cons; | |
1db82f2a | 2828 | } |
85833c62 MC |
2829 | return 0; |
2830 | } | |
2831 | ||
c09c2627 | 2832 | static inline u16 |
35efa7c1 | 2833 | bnx2_get_hw_rx_cons(struct bnx2_napi *bnapi) |
c09c2627 | 2834 | { |
bb4f98ab MC |
2835 | u16 cons; |
2836 | ||
43e80b89 MC |
2837 | /* Tell compiler that status block fields can change. */ |
2838 | barrier(); | |
2839 | cons = *bnapi->hw_rx_cons_ptr; | |
c09c2627 MC |
2840 | if (unlikely((cons & MAX_RX_DESC_CNT) == MAX_RX_DESC_CNT)) |
2841 | cons++; | |
2842 | return cons; | |
2843 | } | |
2844 | ||
b6016b76 | 2845 | static int |
35efa7c1 | 2846 | bnx2_rx_int(struct bnx2 *bp, struct bnx2_napi *bnapi, int budget) |
b6016b76 | 2847 | { |
bb4f98ab | 2848 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; |
b6016b76 MC |
2849 | u16 hw_cons, sw_cons, sw_ring_cons, sw_prod, sw_ring_prod; |
2850 | struct l2_fhdr *rx_hdr; | |
1db82f2a | 2851 | int rx_pkt = 0, pg_ring_used = 0; |
b6016b76 | 2852 | |
35efa7c1 | 2853 | hw_cons = bnx2_get_hw_rx_cons(bnapi); |
bb4f98ab MC |
2854 | sw_cons = rxr->rx_cons; |
2855 | sw_prod = rxr->rx_prod; | |
b6016b76 MC |
2856 | |
2857 | /* Memory barrier necessary as speculative reads of the rx | |
2858 | * buffer can be ahead of the index in the status block | |
2859 | */ | |
2860 | rmb(); | |
2861 | while (sw_cons != hw_cons) { | |
1db82f2a | 2862 | unsigned int len, hdr_len; |
ade2bfe7 | 2863 | u32 status; |
b6016b76 MC |
2864 | struct sw_bd *rx_buf; |
2865 | struct sk_buff *skb; | |
236b6394 | 2866 | dma_addr_t dma_addr; |
b6016b76 MC |
2867 | |
2868 | sw_ring_cons = RX_RING_IDX(sw_cons); | |
2869 | sw_ring_prod = RX_RING_IDX(sw_prod); | |
2870 | ||
bb4f98ab | 2871 | rx_buf = &rxr->rx_buf_ring[sw_ring_cons]; |
b6016b76 | 2872 | skb = rx_buf->skb; |
236b6394 MC |
2873 | |
2874 | rx_buf->skb = NULL; | |
2875 | ||
2876 | dma_addr = pci_unmap_addr(rx_buf, mapping); | |
2877 | ||
2878 | pci_dma_sync_single_for_cpu(bp->pdev, dma_addr, | |
601d3d18 BL |
2879 | BNX2_RX_OFFSET + BNX2_RX_COPY_THRESH, |
2880 | PCI_DMA_FROMDEVICE); | |
b6016b76 MC |
2881 | |
2882 | rx_hdr = (struct l2_fhdr *) skb->data; | |
1db82f2a | 2883 | len = rx_hdr->l2_fhdr_pkt_len; |
b6016b76 | 2884 | |
ade2bfe7 | 2885 | if ((status = rx_hdr->l2_fhdr_status) & |
b6016b76 MC |
2886 | (L2_FHDR_ERRORS_BAD_CRC | |
2887 | L2_FHDR_ERRORS_PHY_DECODE | | |
2888 | L2_FHDR_ERRORS_ALIGNMENT | | |
2889 | L2_FHDR_ERRORS_TOO_SHORT | | |
2890 | L2_FHDR_ERRORS_GIANT_FRAME)) { | |
2891 | ||
bb4f98ab | 2892 | bnx2_reuse_rx_skb(bp, rxr, skb, sw_ring_cons, |
a1f60190 | 2893 | sw_ring_prod); |
85833c62 | 2894 | goto next_rx; |
b6016b76 | 2895 | } |
1db82f2a MC |
2896 | hdr_len = 0; |
2897 | if (status & L2_FHDR_STATUS_SPLIT) { | |
2898 | hdr_len = rx_hdr->l2_fhdr_ip_xsum; | |
2899 | pg_ring_used = 1; | |
2900 | } else if (len > bp->rx_jumbo_thresh) { | |
2901 | hdr_len = bp->rx_jumbo_thresh; | |
2902 | pg_ring_used = 1; | |
2903 | } | |
2904 | ||
2905 | len -= 4; | |
b6016b76 | 2906 | |
5d5d0015 | 2907 | if (len <= bp->rx_copy_thresh) { |
b6016b76 MC |
2908 | struct sk_buff *new_skb; |
2909 | ||
932f3772 | 2910 | new_skb = netdev_alloc_skb(bp->dev, len + 2); |
85833c62 | 2911 | if (new_skb == NULL) { |
bb4f98ab | 2912 | bnx2_reuse_rx_skb(bp, rxr, skb, sw_ring_cons, |
85833c62 MC |
2913 | sw_ring_prod); |
2914 | goto next_rx; | |
2915 | } | |
b6016b76 MC |
2916 | |
2917 | /* aligned copy */ | |
d89cb6af BL |
2918 | skb_copy_from_linear_data_offset(skb, |
2919 | BNX2_RX_OFFSET - 2, | |
d626f62b | 2920 | new_skb->data, len + 2); |
b6016b76 MC |
2921 | skb_reserve(new_skb, 2); |
2922 | skb_put(new_skb, len); | |
b6016b76 | 2923 | |
bb4f98ab | 2924 | bnx2_reuse_rx_skb(bp, rxr, skb, |
b6016b76 MC |
2925 | sw_ring_cons, sw_ring_prod); |
2926 | ||
2927 | skb = new_skb; | |
bb4f98ab | 2928 | } else if (unlikely(bnx2_rx_skb(bp, rxr, skb, len, hdr_len, |
a1f60190 | 2929 | dma_addr, (sw_ring_cons << 16) | sw_ring_prod))) |
b6016b76 | 2930 | goto next_rx; |
b6016b76 MC |
2931 | |
2932 | skb->protocol = eth_type_trans(skb, bp->dev); | |
2933 | ||
2934 | if ((len > (bp->dev->mtu + ETH_HLEN)) && | |
d1e100ba | 2935 | (ntohs(skb->protocol) != 0x8100)) { |
b6016b76 | 2936 | |
745720e5 | 2937 | dev_kfree_skb(skb); |
b6016b76 MC |
2938 | goto next_rx; |
2939 | ||
2940 | } | |
2941 | ||
b6016b76 MC |
2942 | skb->ip_summed = CHECKSUM_NONE; |
2943 | if (bp->rx_csum && | |
2944 | (status & (L2_FHDR_STATUS_TCP_SEGMENT | | |
2945 | L2_FHDR_STATUS_UDP_DATAGRAM))) { | |
2946 | ||
ade2bfe7 MC |
2947 | if (likely((status & (L2_FHDR_ERRORS_TCP_XSUM | |
2948 | L2_FHDR_ERRORS_UDP_XSUM)) == 0)) | |
b6016b76 MC |
2949 | skb->ip_summed = CHECKSUM_UNNECESSARY; |
2950 | } | |
2951 | ||
2952 | #ifdef BCM_VLAN | |
79ea13ce | 2953 | if ((status & L2_FHDR_STATUS_L2_VLAN_TAG) && bp->vlgrp) { |
b6016b76 MC |
2954 | vlan_hwaccel_receive_skb(skb, bp->vlgrp, |
2955 | rx_hdr->l2_fhdr_vlan_tag); | |
2956 | } | |
2957 | else | |
2958 | #endif | |
2959 | netif_receive_skb(skb); | |
2960 | ||
2961 | bp->dev->last_rx = jiffies; | |
2962 | rx_pkt++; | |
2963 | ||
2964 | next_rx: | |
b6016b76 MC |
2965 | sw_cons = NEXT_RX_BD(sw_cons); |
2966 | sw_prod = NEXT_RX_BD(sw_prod); | |
2967 | ||
2968 | if ((rx_pkt == budget)) | |
2969 | break; | |
f4e418f7 MC |
2970 | |
2971 | /* Refresh hw_cons to see if there is new work */ | |
2972 | if (sw_cons == hw_cons) { | |
35efa7c1 | 2973 | hw_cons = bnx2_get_hw_rx_cons(bnapi); |
f4e418f7 MC |
2974 | rmb(); |
2975 | } | |
b6016b76 | 2976 | } |
bb4f98ab MC |
2977 | rxr->rx_cons = sw_cons; |
2978 | rxr->rx_prod = sw_prod; | |
b6016b76 | 2979 | |
1db82f2a | 2980 | if (pg_ring_used) |
bb4f98ab | 2981 | REG_WR16(bp, rxr->rx_pg_bidx_addr, rxr->rx_pg_prod); |
1db82f2a | 2982 | |
bb4f98ab | 2983 | REG_WR16(bp, rxr->rx_bidx_addr, sw_prod); |
b6016b76 | 2984 | |
bb4f98ab | 2985 | REG_WR(bp, rxr->rx_bseq_addr, rxr->rx_prod_bseq); |
b6016b76 MC |
2986 | |
2987 | mmiowb(); | |
2988 | ||
2989 | return rx_pkt; | |
2990 | ||
2991 | } | |
2992 | ||
2993 | /* MSI ISR - The only difference between this and the INTx ISR | |
2994 | * is that the MSI interrupt is always serviced. | |
2995 | */ | |
2996 | static irqreturn_t | |
7d12e780 | 2997 | bnx2_msi(int irq, void *dev_instance) |
b6016b76 | 2998 | { |
f0ea2e63 MC |
2999 | struct bnx2_napi *bnapi = dev_instance; |
3000 | struct bnx2 *bp = bnapi->bp; | |
3001 | struct net_device *dev = bp->dev; | |
b6016b76 | 3002 | |
43e80b89 | 3003 | prefetch(bnapi->status_blk.msi); |
b6016b76 MC |
3004 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, |
3005 | BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM | | |
3006 | BNX2_PCICFG_INT_ACK_CMD_MASK_INT); | |
3007 | ||
3008 | /* Return here if interrupt is disabled. */ | |
73eef4cd MC |
3009 | if (unlikely(atomic_read(&bp->intr_sem) != 0)) |
3010 | return IRQ_HANDLED; | |
b6016b76 | 3011 | |
35efa7c1 | 3012 | netif_rx_schedule(dev, &bnapi->napi); |
b6016b76 | 3013 | |
73eef4cd | 3014 | return IRQ_HANDLED; |
b6016b76 MC |
3015 | } |
3016 | ||
8e6a72c4 MC |
3017 | static irqreturn_t |
3018 | bnx2_msi_1shot(int irq, void *dev_instance) | |
3019 | { | |
f0ea2e63 MC |
3020 | struct bnx2_napi *bnapi = dev_instance; |
3021 | struct bnx2 *bp = bnapi->bp; | |
3022 | struct net_device *dev = bp->dev; | |
8e6a72c4 | 3023 | |
43e80b89 | 3024 | prefetch(bnapi->status_blk.msi); |
8e6a72c4 MC |
3025 | |
3026 | /* Return here if interrupt is disabled. */ | |
3027 | if (unlikely(atomic_read(&bp->intr_sem) != 0)) | |
3028 | return IRQ_HANDLED; | |
3029 | ||
35efa7c1 | 3030 | netif_rx_schedule(dev, &bnapi->napi); |
8e6a72c4 MC |
3031 | |
3032 | return IRQ_HANDLED; | |
3033 | } | |
3034 | ||
b6016b76 | 3035 | static irqreturn_t |
7d12e780 | 3036 | bnx2_interrupt(int irq, void *dev_instance) |
b6016b76 | 3037 | { |
f0ea2e63 MC |
3038 | struct bnx2_napi *bnapi = dev_instance; |
3039 | struct bnx2 *bp = bnapi->bp; | |
3040 | struct net_device *dev = bp->dev; | |
43e80b89 | 3041 | struct status_block *sblk = bnapi->status_blk.msi; |
b6016b76 MC |
3042 | |
3043 | /* When using INTx, it is possible for the interrupt to arrive | |
3044 | * at the CPU before the status block posted prior to the | |
3045 | * interrupt. Reading a register will flush the status block. | |
3046 | * When using MSI, the MSI message will always complete after | |
3047 | * the status block write. | |
3048 | */ | |
35efa7c1 | 3049 | if ((sblk->status_idx == bnapi->last_status_idx) && |
b6016b76 MC |
3050 | (REG_RD(bp, BNX2_PCICFG_MISC_STATUS) & |
3051 | BNX2_PCICFG_MISC_STATUS_INTA_VALUE)) | |
73eef4cd | 3052 | return IRQ_NONE; |
b6016b76 MC |
3053 | |
3054 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, | |
3055 | BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM | | |
3056 | BNX2_PCICFG_INT_ACK_CMD_MASK_INT); | |
3057 | ||
b8a7ce7b MC |
3058 | /* Read back to deassert IRQ immediately to avoid too many |
3059 | * spurious interrupts. | |
3060 | */ | |
3061 | REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD); | |
3062 | ||
b6016b76 | 3063 | /* Return here if interrupt is shared and is disabled. */ |
73eef4cd MC |
3064 | if (unlikely(atomic_read(&bp->intr_sem) != 0)) |
3065 | return IRQ_HANDLED; | |
b6016b76 | 3066 | |
35efa7c1 MC |
3067 | if (netif_rx_schedule_prep(dev, &bnapi->napi)) { |
3068 | bnapi->last_status_idx = sblk->status_idx; | |
3069 | __netif_rx_schedule(dev, &bnapi->napi); | |
b8a7ce7b | 3070 | } |
b6016b76 | 3071 | |
73eef4cd | 3072 | return IRQ_HANDLED; |
b6016b76 MC |
3073 | } |
3074 | ||
f4e418f7 | 3075 | static inline int |
43e80b89 | 3076 | bnx2_has_fast_work(struct bnx2_napi *bnapi) |
f4e418f7 | 3077 | { |
35e9010b | 3078 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; |
bb4f98ab | 3079 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; |
f4e418f7 | 3080 | |
bb4f98ab | 3081 | if ((bnx2_get_hw_rx_cons(bnapi) != rxr->rx_cons) || |
35e9010b | 3082 | (bnx2_get_hw_tx_cons(bnapi) != txr->hw_tx_cons)) |
f4e418f7 | 3083 | return 1; |
43e80b89 MC |
3084 | return 0; |
3085 | } | |
3086 | ||
3087 | #define STATUS_ATTN_EVENTS (STATUS_ATTN_BITS_LINK_STATE | \ | |
3088 | STATUS_ATTN_BITS_TIMER_ABORT) | |
3089 | ||
3090 | static inline int | |
3091 | bnx2_has_work(struct bnx2_napi *bnapi) | |
3092 | { | |
3093 | struct status_block *sblk = bnapi->status_blk.msi; | |
3094 | ||
3095 | if (bnx2_has_fast_work(bnapi)) | |
3096 | return 1; | |
f4e418f7 | 3097 | |
da3e4fbe MC |
3098 | if ((sblk->status_attn_bits & STATUS_ATTN_EVENTS) != |
3099 | (sblk->status_attn_bits_ack & STATUS_ATTN_EVENTS)) | |
f4e418f7 MC |
3100 | return 1; |
3101 | ||
3102 | return 0; | |
3103 | } | |
3104 | ||
43e80b89 | 3105 | static void bnx2_poll_link(struct bnx2 *bp, struct bnx2_napi *bnapi) |
b6016b76 | 3106 | { |
43e80b89 | 3107 | struct status_block *sblk = bnapi->status_blk.msi; |
da3e4fbe MC |
3108 | u32 status_attn_bits = sblk->status_attn_bits; |
3109 | u32 status_attn_bits_ack = sblk->status_attn_bits_ack; | |
b6016b76 | 3110 | |
da3e4fbe MC |
3111 | if ((status_attn_bits & STATUS_ATTN_EVENTS) != |
3112 | (status_attn_bits_ack & STATUS_ATTN_EVENTS)) { | |
b6016b76 | 3113 | |
35efa7c1 | 3114 | bnx2_phy_int(bp, bnapi); |
bf5295bb MC |
3115 | |
3116 | /* This is needed to take care of transient status | |
3117 | * during link changes. | |
3118 | */ | |
3119 | REG_WR(bp, BNX2_HC_COMMAND, | |
3120 | bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT); | |
3121 | REG_RD(bp, BNX2_HC_COMMAND); | |
b6016b76 | 3122 | } |
43e80b89 MC |
3123 | } |
3124 | ||
3125 | static int bnx2_poll_work(struct bnx2 *bp, struct bnx2_napi *bnapi, | |
3126 | int work_done, int budget) | |
3127 | { | |
3128 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; | |
3129 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; | |
b6016b76 | 3130 | |
35e9010b | 3131 | if (bnx2_get_hw_tx_cons(bnapi) != txr->hw_tx_cons) |
57851d84 | 3132 | bnx2_tx_int(bp, bnapi, 0); |
b6016b76 | 3133 | |
bb4f98ab | 3134 | if (bnx2_get_hw_rx_cons(bnapi) != rxr->rx_cons) |
35efa7c1 | 3135 | work_done += bnx2_rx_int(bp, bnapi, budget - work_done); |
6aa20a22 | 3136 | |
6f535763 DM |
3137 | return work_done; |
3138 | } | |
3139 | ||
f0ea2e63 MC |
3140 | static int bnx2_poll_msix(struct napi_struct *napi, int budget) |
3141 | { | |
3142 | struct bnx2_napi *bnapi = container_of(napi, struct bnx2_napi, napi); | |
3143 | struct bnx2 *bp = bnapi->bp; | |
3144 | int work_done = 0; | |
3145 | struct status_block_msix *sblk = bnapi->status_blk.msix; | |
3146 | ||
3147 | while (1) { | |
3148 | work_done = bnx2_poll_work(bp, bnapi, work_done, budget); | |
3149 | if (unlikely(work_done >= budget)) | |
3150 | break; | |
3151 | ||
3152 | bnapi->last_status_idx = sblk->status_idx; | |
3153 | /* status idx must be read before checking for more work. */ | |
3154 | rmb(); | |
3155 | if (likely(!bnx2_has_fast_work(bnapi))) { | |
3156 | ||
3157 | netif_rx_complete(bp->dev, napi); | |
3158 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num | | |
3159 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | | |
3160 | bnapi->last_status_idx); | |
3161 | break; | |
3162 | } | |
3163 | } | |
3164 | return work_done; | |
3165 | } | |
3166 | ||
6f535763 DM |
3167 | static int bnx2_poll(struct napi_struct *napi, int budget) |
3168 | { | |
35efa7c1 MC |
3169 | struct bnx2_napi *bnapi = container_of(napi, struct bnx2_napi, napi); |
3170 | struct bnx2 *bp = bnapi->bp; | |
6f535763 | 3171 | int work_done = 0; |
43e80b89 | 3172 | struct status_block *sblk = bnapi->status_blk.msi; |
6f535763 DM |
3173 | |
3174 | while (1) { | |
43e80b89 MC |
3175 | bnx2_poll_link(bp, bnapi); |
3176 | ||
35efa7c1 | 3177 | work_done = bnx2_poll_work(bp, bnapi, work_done, budget); |
f4e418f7 | 3178 | |
6f535763 DM |
3179 | if (unlikely(work_done >= budget)) |
3180 | break; | |
3181 | ||
35efa7c1 | 3182 | /* bnapi->last_status_idx is used below to tell the hw how |
6dee6421 MC |
3183 | * much work has been processed, so we must read it before |
3184 | * checking for more work. | |
3185 | */ | |
35efa7c1 | 3186 | bnapi->last_status_idx = sblk->status_idx; |
6dee6421 | 3187 | rmb(); |
35efa7c1 | 3188 | if (likely(!bnx2_has_work(bnapi))) { |
6f535763 | 3189 | netif_rx_complete(bp->dev, napi); |
f86e82fb | 3190 | if (likely(bp->flags & BNX2_FLAG_USING_MSI_OR_MSIX)) { |
6f535763 DM |
3191 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, |
3192 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | | |
35efa7c1 | 3193 | bnapi->last_status_idx); |
6dee6421 | 3194 | break; |
6f535763 | 3195 | } |
1269a8a6 MC |
3196 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, |
3197 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | | |
6f535763 | 3198 | BNX2_PCICFG_INT_ACK_CMD_MASK_INT | |
35efa7c1 | 3199 | bnapi->last_status_idx); |
1269a8a6 | 3200 | |
6f535763 DM |
3201 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, |
3202 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | | |
35efa7c1 | 3203 | bnapi->last_status_idx); |
6f535763 DM |
3204 | break; |
3205 | } | |
b6016b76 MC |
3206 | } |
3207 | ||
bea3348e | 3208 | return work_done; |
b6016b76 MC |
3209 | } |
3210 | ||
932ff279 | 3211 | /* Called with rtnl_lock from vlan functions and also netif_tx_lock |
b6016b76 MC |
3212 | * from set_multicast. |
3213 | */ | |
3214 | static void | |
3215 | bnx2_set_rx_mode(struct net_device *dev) | |
3216 | { | |
972ec0d4 | 3217 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
3218 | u32 rx_mode, sort_mode; |
3219 | int i; | |
b6016b76 | 3220 | |
c770a65c | 3221 | spin_lock_bh(&bp->phy_lock); |
b6016b76 MC |
3222 | |
3223 | rx_mode = bp->rx_mode & ~(BNX2_EMAC_RX_MODE_PROMISCUOUS | | |
3224 | BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG); | |
3225 | sort_mode = 1 | BNX2_RPM_SORT_USER0_BC_EN; | |
3226 | #ifdef BCM_VLAN | |
f86e82fb | 3227 | if (!bp->vlgrp && !(bp->flags & BNX2_FLAG_ASF_ENABLE)) |
b6016b76 | 3228 | rx_mode |= BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG; |
b6016b76 | 3229 | #else |
f86e82fb | 3230 | if (!(bp->flags & BNX2_FLAG_ASF_ENABLE)) |
e29054f9 | 3231 | rx_mode |= BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG; |
b6016b76 MC |
3232 | #endif |
3233 | if (dev->flags & IFF_PROMISC) { | |
3234 | /* Promiscuous mode. */ | |
3235 | rx_mode |= BNX2_EMAC_RX_MODE_PROMISCUOUS; | |
7510873d MC |
3236 | sort_mode |= BNX2_RPM_SORT_USER0_PROM_EN | |
3237 | BNX2_RPM_SORT_USER0_PROM_VLAN; | |
b6016b76 MC |
3238 | } |
3239 | else if (dev->flags & IFF_ALLMULTI) { | |
3240 | for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) { | |
3241 | REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4), | |
3242 | 0xffffffff); | |
3243 | } | |
3244 | sort_mode |= BNX2_RPM_SORT_USER0_MC_EN; | |
3245 | } | |
3246 | else { | |
3247 | /* Accept one or more multicast(s). */ | |
3248 | struct dev_mc_list *mclist; | |
3249 | u32 mc_filter[NUM_MC_HASH_REGISTERS]; | |
3250 | u32 regidx; | |
3251 | u32 bit; | |
3252 | u32 crc; | |
3253 | ||
3254 | memset(mc_filter, 0, 4 * NUM_MC_HASH_REGISTERS); | |
3255 | ||
3256 | for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count; | |
3257 | i++, mclist = mclist->next) { | |
3258 | ||
3259 | crc = ether_crc_le(ETH_ALEN, mclist->dmi_addr); | |
3260 | bit = crc & 0xff; | |
3261 | regidx = (bit & 0xe0) >> 5; | |
3262 | bit &= 0x1f; | |
3263 | mc_filter[regidx] |= (1 << bit); | |
3264 | } | |
3265 | ||
3266 | for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) { | |
3267 | REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4), | |
3268 | mc_filter[i]); | |
3269 | } | |
3270 | ||
3271 | sort_mode |= BNX2_RPM_SORT_USER0_MC_HSH_EN; | |
3272 | } | |
3273 | ||
3274 | if (rx_mode != bp->rx_mode) { | |
3275 | bp->rx_mode = rx_mode; | |
3276 | REG_WR(bp, BNX2_EMAC_RX_MODE, rx_mode); | |
3277 | } | |
3278 | ||
3279 | REG_WR(bp, BNX2_RPM_SORT_USER0, 0x0); | |
3280 | REG_WR(bp, BNX2_RPM_SORT_USER0, sort_mode); | |
3281 | REG_WR(bp, BNX2_RPM_SORT_USER0, sort_mode | BNX2_RPM_SORT_USER0_ENA); | |
3282 | ||
c770a65c | 3283 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
3284 | } |
3285 | ||
3286 | static void | |
b491edd5 | 3287 | load_rv2p_fw(struct bnx2 *bp, __le32 *rv2p_code, u32 rv2p_code_len, |
b6016b76 MC |
3288 | u32 rv2p_proc) |
3289 | { | |
3290 | int i; | |
3291 | u32 val; | |
3292 | ||
d25be1d3 MC |
3293 | if (rv2p_proc == RV2P_PROC2 && CHIP_NUM(bp) == CHIP_NUM_5709) { |
3294 | val = le32_to_cpu(rv2p_code[XI_RV2P_PROC2_MAX_BD_PAGE_LOC]); | |
3295 | val &= ~XI_RV2P_PROC2_BD_PAGE_SIZE_MSK; | |
3296 | val |= XI_RV2P_PROC2_BD_PAGE_SIZE; | |
3297 | rv2p_code[XI_RV2P_PROC2_MAX_BD_PAGE_LOC] = cpu_to_le32(val); | |
3298 | } | |
b6016b76 MC |
3299 | |
3300 | for (i = 0; i < rv2p_code_len; i += 8) { | |
b491edd5 | 3301 | REG_WR(bp, BNX2_RV2P_INSTR_HIGH, le32_to_cpu(*rv2p_code)); |
b6016b76 | 3302 | rv2p_code++; |
b491edd5 | 3303 | REG_WR(bp, BNX2_RV2P_INSTR_LOW, le32_to_cpu(*rv2p_code)); |
b6016b76 MC |
3304 | rv2p_code++; |
3305 | ||
3306 | if (rv2p_proc == RV2P_PROC1) { | |
3307 | val = (i / 8) | BNX2_RV2P_PROC1_ADDR_CMD_RDWR; | |
3308 | REG_WR(bp, BNX2_RV2P_PROC1_ADDR_CMD, val); | |
3309 | } | |
3310 | else { | |
3311 | val = (i / 8) | BNX2_RV2P_PROC2_ADDR_CMD_RDWR; | |
3312 | REG_WR(bp, BNX2_RV2P_PROC2_ADDR_CMD, val); | |
3313 | } | |
3314 | } | |
3315 | ||
3316 | /* Reset the processor, un-stall is done later. */ | |
3317 | if (rv2p_proc == RV2P_PROC1) { | |
3318 | REG_WR(bp, BNX2_RV2P_COMMAND, BNX2_RV2P_COMMAND_PROC1_RESET); | |
3319 | } | |
3320 | else { | |
3321 | REG_WR(bp, BNX2_RV2P_COMMAND, BNX2_RV2P_COMMAND_PROC2_RESET); | |
3322 | } | |
3323 | } | |
3324 | ||
af3ee519 | 3325 | static int |
10343cca | 3326 | load_cpu_fw(struct bnx2 *bp, const struct cpu_reg *cpu_reg, struct fw_info *fw) |
b6016b76 MC |
3327 | { |
3328 | u32 offset; | |
3329 | u32 val; | |
af3ee519 | 3330 | int rc; |
b6016b76 MC |
3331 | |
3332 | /* Halt the CPU. */ | |
2726d6e1 | 3333 | val = bnx2_reg_rd_ind(bp, cpu_reg->mode); |
b6016b76 | 3334 | val |= cpu_reg->mode_value_halt; |
2726d6e1 MC |
3335 | bnx2_reg_wr_ind(bp, cpu_reg->mode, val); |
3336 | bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear); | |
b6016b76 MC |
3337 | |
3338 | /* Load the Text area. */ | |
3339 | offset = cpu_reg->spad_base + (fw->text_addr - cpu_reg->mips_view_base); | |
af3ee519 | 3340 | if (fw->gz_text) { |
b6016b76 MC |
3341 | int j; |
3342 | ||
ea1f8d5c MC |
3343 | rc = zlib_inflate_blob(fw->text, FW_BUF_SIZE, fw->gz_text, |
3344 | fw->gz_text_len); | |
3345 | if (rc < 0) | |
b3448b0b | 3346 | return rc; |
ea1f8d5c | 3347 | |
b6016b76 | 3348 | for (j = 0; j < (fw->text_len / 4); j++, offset += 4) { |
2726d6e1 | 3349 | bnx2_reg_wr_ind(bp, offset, le32_to_cpu(fw->text[j])); |
b6016b76 MC |
3350 | } |
3351 | } | |
3352 | ||
3353 | /* Load the Data area. */ | |
3354 | offset = cpu_reg->spad_base + (fw->data_addr - cpu_reg->mips_view_base); | |
3355 | if (fw->data) { | |
3356 | int j; | |
3357 | ||
3358 | for (j = 0; j < (fw->data_len / 4); j++, offset += 4) { | |
2726d6e1 | 3359 | bnx2_reg_wr_ind(bp, offset, fw->data[j]); |
b6016b76 MC |
3360 | } |
3361 | } | |
3362 | ||
3363 | /* Load the SBSS area. */ | |
3364 | offset = cpu_reg->spad_base + (fw->sbss_addr - cpu_reg->mips_view_base); | |
ea1f8d5c | 3365 | if (fw->sbss_len) { |
b6016b76 MC |
3366 | int j; |
3367 | ||
3368 | for (j = 0; j < (fw->sbss_len / 4); j++, offset += 4) { | |
2726d6e1 | 3369 | bnx2_reg_wr_ind(bp, offset, 0); |
b6016b76 MC |
3370 | } |
3371 | } | |
3372 | ||
3373 | /* Load the BSS area. */ | |
3374 | offset = cpu_reg->spad_base + (fw->bss_addr - cpu_reg->mips_view_base); | |
ea1f8d5c | 3375 | if (fw->bss_len) { |
b6016b76 MC |
3376 | int j; |
3377 | ||
3378 | for (j = 0; j < (fw->bss_len/4); j++, offset += 4) { | |
2726d6e1 | 3379 | bnx2_reg_wr_ind(bp, offset, 0); |
b6016b76 MC |
3380 | } |
3381 | } | |
3382 | ||
3383 | /* Load the Read-Only area. */ | |
3384 | offset = cpu_reg->spad_base + | |
3385 | (fw->rodata_addr - cpu_reg->mips_view_base); | |
3386 | if (fw->rodata) { | |
3387 | int j; | |
3388 | ||
3389 | for (j = 0; j < (fw->rodata_len / 4); j++, offset += 4) { | |
2726d6e1 | 3390 | bnx2_reg_wr_ind(bp, offset, fw->rodata[j]); |
b6016b76 MC |
3391 | } |
3392 | } | |
3393 | ||
3394 | /* Clear the pre-fetch instruction. */ | |
2726d6e1 MC |
3395 | bnx2_reg_wr_ind(bp, cpu_reg->inst, 0); |
3396 | bnx2_reg_wr_ind(bp, cpu_reg->pc, fw->start_addr); | |
b6016b76 MC |
3397 | |
3398 | /* Start the CPU. */ | |
2726d6e1 | 3399 | val = bnx2_reg_rd_ind(bp, cpu_reg->mode); |
b6016b76 | 3400 | val &= ~cpu_reg->mode_value_halt; |
2726d6e1 MC |
3401 | bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear); |
3402 | bnx2_reg_wr_ind(bp, cpu_reg->mode, val); | |
af3ee519 MC |
3403 | |
3404 | return 0; | |
b6016b76 MC |
3405 | } |
3406 | ||
fba9fe91 | 3407 | static int |
b6016b76 MC |
3408 | bnx2_init_cpus(struct bnx2 *bp) |
3409 | { | |
af3ee519 | 3410 | struct fw_info *fw; |
110d0ef9 MC |
3411 | int rc, rv2p_len; |
3412 | void *text, *rv2p; | |
b6016b76 MC |
3413 | |
3414 | /* Initialize the RV2P processor. */ | |
b3448b0b DV |
3415 | text = vmalloc(FW_BUF_SIZE); |
3416 | if (!text) | |
3417 | return -ENOMEM; | |
110d0ef9 MC |
3418 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
3419 | rv2p = bnx2_xi_rv2p_proc1; | |
3420 | rv2p_len = sizeof(bnx2_xi_rv2p_proc1); | |
3421 | } else { | |
3422 | rv2p = bnx2_rv2p_proc1; | |
3423 | rv2p_len = sizeof(bnx2_rv2p_proc1); | |
3424 | } | |
3425 | rc = zlib_inflate_blob(text, FW_BUF_SIZE, rv2p, rv2p_len); | |
ea1f8d5c | 3426 | if (rc < 0) |
fba9fe91 | 3427 | goto init_cpu_err; |
ea1f8d5c | 3428 | |
b3448b0b | 3429 | load_rv2p_fw(bp, text, rc /* == len */, RV2P_PROC1); |
fba9fe91 | 3430 | |
110d0ef9 MC |
3431 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
3432 | rv2p = bnx2_xi_rv2p_proc2; | |
3433 | rv2p_len = sizeof(bnx2_xi_rv2p_proc2); | |
3434 | } else { | |
3435 | rv2p = bnx2_rv2p_proc2; | |
3436 | rv2p_len = sizeof(bnx2_rv2p_proc2); | |
3437 | } | |
3438 | rc = zlib_inflate_blob(text, FW_BUF_SIZE, rv2p, rv2p_len); | |
ea1f8d5c | 3439 | if (rc < 0) |
fba9fe91 | 3440 | goto init_cpu_err; |
ea1f8d5c | 3441 | |
b3448b0b | 3442 | load_rv2p_fw(bp, text, rc /* == len */, RV2P_PROC2); |
b6016b76 MC |
3443 | |
3444 | /* Initialize the RX Processor. */ | |
d43584c8 MC |
3445 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
3446 | fw = &bnx2_rxp_fw_09; | |
3447 | else | |
3448 | fw = &bnx2_rxp_fw_06; | |
fba9fe91 | 3449 | |
ea1f8d5c | 3450 | fw->text = text; |
10343cca | 3451 | rc = load_cpu_fw(bp, &cpu_reg_rxp, fw); |
fba9fe91 MC |
3452 | if (rc) |
3453 | goto init_cpu_err; | |
3454 | ||
b6016b76 | 3455 | /* Initialize the TX Processor. */ |
d43584c8 MC |
3456 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
3457 | fw = &bnx2_txp_fw_09; | |
3458 | else | |
3459 | fw = &bnx2_txp_fw_06; | |
fba9fe91 | 3460 | |
ea1f8d5c | 3461 | fw->text = text; |
10343cca | 3462 | rc = load_cpu_fw(bp, &cpu_reg_txp, fw); |
fba9fe91 MC |
3463 | if (rc) |
3464 | goto init_cpu_err; | |
3465 | ||
b6016b76 | 3466 | /* Initialize the TX Patch-up Processor. */ |
d43584c8 MC |
3467 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
3468 | fw = &bnx2_tpat_fw_09; | |
3469 | else | |
3470 | fw = &bnx2_tpat_fw_06; | |
fba9fe91 | 3471 | |
ea1f8d5c | 3472 | fw->text = text; |
10343cca | 3473 | rc = load_cpu_fw(bp, &cpu_reg_tpat, fw); |
fba9fe91 MC |
3474 | if (rc) |
3475 | goto init_cpu_err; | |
3476 | ||
b6016b76 | 3477 | /* Initialize the Completion Processor. */ |
d43584c8 MC |
3478 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
3479 | fw = &bnx2_com_fw_09; | |
3480 | else | |
3481 | fw = &bnx2_com_fw_06; | |
fba9fe91 | 3482 | |
ea1f8d5c | 3483 | fw->text = text; |
10343cca | 3484 | rc = load_cpu_fw(bp, &cpu_reg_com, fw); |
fba9fe91 MC |
3485 | if (rc) |
3486 | goto init_cpu_err; | |
3487 | ||
d43584c8 | 3488 | /* Initialize the Command Processor. */ |
110d0ef9 | 3489 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
d43584c8 | 3490 | fw = &bnx2_cp_fw_09; |
110d0ef9 MC |
3491 | else |
3492 | fw = &bnx2_cp_fw_06; | |
3493 | ||
3494 | fw->text = text; | |
10343cca | 3495 | rc = load_cpu_fw(bp, &cpu_reg_cp, fw); |
b6016b76 | 3496 | |
fba9fe91 | 3497 | init_cpu_err: |
ea1f8d5c | 3498 | vfree(text); |
fba9fe91 | 3499 | return rc; |
b6016b76 MC |
3500 | } |
3501 | ||
3502 | static int | |
829ca9a3 | 3503 | bnx2_set_power_state(struct bnx2 *bp, pci_power_t state) |
b6016b76 MC |
3504 | { |
3505 | u16 pmcsr; | |
3506 | ||
3507 | pci_read_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, &pmcsr); | |
3508 | ||
3509 | switch (state) { | |
829ca9a3 | 3510 | case PCI_D0: { |
b6016b76 MC |
3511 | u32 val; |
3512 | ||
3513 | pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, | |
3514 | (pmcsr & ~PCI_PM_CTRL_STATE_MASK) | | |
3515 | PCI_PM_CTRL_PME_STATUS); | |
3516 | ||
3517 | if (pmcsr & PCI_PM_CTRL_STATE_MASK) | |
3518 | /* delay required during transition out of D3hot */ | |
3519 | msleep(20); | |
3520 | ||
3521 | val = REG_RD(bp, BNX2_EMAC_MODE); | |
3522 | val |= BNX2_EMAC_MODE_MPKT_RCVD | BNX2_EMAC_MODE_ACPI_RCVD; | |
3523 | val &= ~BNX2_EMAC_MODE_MPKT; | |
3524 | REG_WR(bp, BNX2_EMAC_MODE, val); | |
3525 | ||
3526 | val = REG_RD(bp, BNX2_RPM_CONFIG); | |
3527 | val &= ~BNX2_RPM_CONFIG_ACPI_ENA; | |
3528 | REG_WR(bp, BNX2_RPM_CONFIG, val); | |
3529 | break; | |
3530 | } | |
829ca9a3 | 3531 | case PCI_D3hot: { |
b6016b76 MC |
3532 | int i; |
3533 | u32 val, wol_msg; | |
3534 | ||
3535 | if (bp->wol) { | |
3536 | u32 advertising; | |
3537 | u8 autoneg; | |
3538 | ||
3539 | autoneg = bp->autoneg; | |
3540 | advertising = bp->advertising; | |
3541 | ||
239cd343 MC |
3542 | if (bp->phy_port == PORT_TP) { |
3543 | bp->autoneg = AUTONEG_SPEED; | |
3544 | bp->advertising = ADVERTISED_10baseT_Half | | |
3545 | ADVERTISED_10baseT_Full | | |
3546 | ADVERTISED_100baseT_Half | | |
3547 | ADVERTISED_100baseT_Full | | |
3548 | ADVERTISED_Autoneg; | |
3549 | } | |
b6016b76 | 3550 | |
239cd343 MC |
3551 | spin_lock_bh(&bp->phy_lock); |
3552 | bnx2_setup_phy(bp, bp->phy_port); | |
3553 | spin_unlock_bh(&bp->phy_lock); | |
b6016b76 MC |
3554 | |
3555 | bp->autoneg = autoneg; | |
3556 | bp->advertising = advertising; | |
3557 | ||
3558 | bnx2_set_mac_addr(bp); | |
3559 | ||
3560 | val = REG_RD(bp, BNX2_EMAC_MODE); | |
3561 | ||
3562 | /* Enable port mode. */ | |
3563 | val &= ~BNX2_EMAC_MODE_PORT; | |
239cd343 | 3564 | val |= BNX2_EMAC_MODE_MPKT_RCVD | |
b6016b76 | 3565 | BNX2_EMAC_MODE_ACPI_RCVD | |
b6016b76 | 3566 | BNX2_EMAC_MODE_MPKT; |
239cd343 MC |
3567 | if (bp->phy_port == PORT_TP) |
3568 | val |= BNX2_EMAC_MODE_PORT_MII; | |
3569 | else { | |
3570 | val |= BNX2_EMAC_MODE_PORT_GMII; | |
3571 | if (bp->line_speed == SPEED_2500) | |
3572 | val |= BNX2_EMAC_MODE_25G_MODE; | |
3573 | } | |
b6016b76 MC |
3574 | |
3575 | REG_WR(bp, BNX2_EMAC_MODE, val); | |
3576 | ||
3577 | /* receive all multicast */ | |
3578 | for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) { | |
3579 | REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4), | |
3580 | 0xffffffff); | |
3581 | } | |
3582 | REG_WR(bp, BNX2_EMAC_RX_MODE, | |
3583 | BNX2_EMAC_RX_MODE_SORT_MODE); | |
3584 | ||
3585 | val = 1 | BNX2_RPM_SORT_USER0_BC_EN | | |
3586 | BNX2_RPM_SORT_USER0_MC_EN; | |
3587 | REG_WR(bp, BNX2_RPM_SORT_USER0, 0x0); | |
3588 | REG_WR(bp, BNX2_RPM_SORT_USER0, val); | |
3589 | REG_WR(bp, BNX2_RPM_SORT_USER0, val | | |
3590 | BNX2_RPM_SORT_USER0_ENA); | |
3591 | ||
3592 | /* Need to enable EMAC and RPM for WOL. */ | |
3593 | REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS, | |
3594 | BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE | | |
3595 | BNX2_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE | | |
3596 | BNX2_MISC_ENABLE_SET_BITS_EMAC_ENABLE); | |
3597 | ||
3598 | val = REG_RD(bp, BNX2_RPM_CONFIG); | |
3599 | val &= ~BNX2_RPM_CONFIG_ACPI_ENA; | |
3600 | REG_WR(bp, BNX2_RPM_CONFIG, val); | |
3601 | ||
3602 | wol_msg = BNX2_DRV_MSG_CODE_SUSPEND_WOL; | |
3603 | } | |
3604 | else { | |
3605 | wol_msg = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL; | |
3606 | } | |
3607 | ||
f86e82fb | 3608 | if (!(bp->flags & BNX2_FLAG_NO_WOL)) |
dda1e390 | 3609 | bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT3 | wol_msg, 0); |
b6016b76 MC |
3610 | |
3611 | pmcsr &= ~PCI_PM_CTRL_STATE_MASK; | |
3612 | if ((CHIP_ID(bp) == CHIP_ID_5706_A0) || | |
3613 | (CHIP_ID(bp) == CHIP_ID_5706_A1)) { | |
3614 | ||
3615 | if (bp->wol) | |
3616 | pmcsr |= 3; | |
3617 | } | |
3618 | else { | |
3619 | pmcsr |= 3; | |
3620 | } | |
3621 | if (bp->wol) { | |
3622 | pmcsr |= PCI_PM_CTRL_PME_ENABLE; | |
3623 | } | |
3624 | pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, | |
3625 | pmcsr); | |
3626 | ||
3627 | /* No more memory access after this point until | |
3628 | * device is brought back to D0. | |
3629 | */ | |
3630 | udelay(50); | |
3631 | break; | |
3632 | } | |
3633 | default: | |
3634 | return -EINVAL; | |
3635 | } | |
3636 | return 0; | |
3637 | } | |
3638 | ||
3639 | static int | |
3640 | bnx2_acquire_nvram_lock(struct bnx2 *bp) | |
3641 | { | |
3642 | u32 val; | |
3643 | int j; | |
3644 | ||
3645 | /* Request access to the flash interface. */ | |
3646 | REG_WR(bp, BNX2_NVM_SW_ARB, BNX2_NVM_SW_ARB_ARB_REQ_SET2); | |
3647 | for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) { | |
3648 | val = REG_RD(bp, BNX2_NVM_SW_ARB); | |
3649 | if (val & BNX2_NVM_SW_ARB_ARB_ARB2) | |
3650 | break; | |
3651 | ||
3652 | udelay(5); | |
3653 | } | |
3654 | ||
3655 | if (j >= NVRAM_TIMEOUT_COUNT) | |
3656 | return -EBUSY; | |
3657 | ||
3658 | return 0; | |
3659 | } | |
3660 | ||
3661 | static int | |
3662 | bnx2_release_nvram_lock(struct bnx2 *bp) | |
3663 | { | |
3664 | int j; | |
3665 | u32 val; | |
3666 | ||
3667 | /* Relinquish nvram interface. */ | |
3668 | REG_WR(bp, BNX2_NVM_SW_ARB, BNX2_NVM_SW_ARB_ARB_REQ_CLR2); | |
3669 | ||
3670 | for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) { | |
3671 | val = REG_RD(bp, BNX2_NVM_SW_ARB); | |
3672 | if (!(val & BNX2_NVM_SW_ARB_ARB_ARB2)) | |
3673 | break; | |
3674 | ||
3675 | udelay(5); | |
3676 | } | |
3677 | ||
3678 | if (j >= NVRAM_TIMEOUT_COUNT) | |
3679 | return -EBUSY; | |
3680 | ||
3681 | return 0; | |
3682 | } | |
3683 | ||
3684 | ||
3685 | static int | |
3686 | bnx2_enable_nvram_write(struct bnx2 *bp) | |
3687 | { | |
3688 | u32 val; | |
3689 | ||
3690 | val = REG_RD(bp, BNX2_MISC_CFG); | |
3691 | REG_WR(bp, BNX2_MISC_CFG, val | BNX2_MISC_CFG_NVM_WR_EN_PCI); | |
3692 | ||
e30372c9 | 3693 | if (bp->flash_info->flags & BNX2_NV_WREN) { |
b6016b76 MC |
3694 | int j; |
3695 | ||
3696 | REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE); | |
3697 | REG_WR(bp, BNX2_NVM_COMMAND, | |
3698 | BNX2_NVM_COMMAND_WREN | BNX2_NVM_COMMAND_DOIT); | |
3699 | ||
3700 | for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) { | |
3701 | udelay(5); | |
3702 | ||
3703 | val = REG_RD(bp, BNX2_NVM_COMMAND); | |
3704 | if (val & BNX2_NVM_COMMAND_DONE) | |
3705 | break; | |
3706 | } | |
3707 | ||
3708 | if (j >= NVRAM_TIMEOUT_COUNT) | |
3709 | return -EBUSY; | |
3710 | } | |
3711 | return 0; | |
3712 | } | |
3713 | ||
3714 | static void | |
3715 | bnx2_disable_nvram_write(struct bnx2 *bp) | |
3716 | { | |
3717 | u32 val; | |
3718 | ||
3719 | val = REG_RD(bp, BNX2_MISC_CFG); | |
3720 | REG_WR(bp, BNX2_MISC_CFG, val & ~BNX2_MISC_CFG_NVM_WR_EN); | |
3721 | } | |
3722 | ||
3723 | ||
3724 | static void | |
3725 | bnx2_enable_nvram_access(struct bnx2 *bp) | |
3726 | { | |
3727 | u32 val; | |
3728 | ||
3729 | val = REG_RD(bp, BNX2_NVM_ACCESS_ENABLE); | |
3730 | /* Enable both bits, even on read. */ | |
6aa20a22 | 3731 | REG_WR(bp, BNX2_NVM_ACCESS_ENABLE, |
b6016b76 MC |
3732 | val | BNX2_NVM_ACCESS_ENABLE_EN | BNX2_NVM_ACCESS_ENABLE_WR_EN); |
3733 | } | |
3734 | ||
3735 | static void | |
3736 | bnx2_disable_nvram_access(struct bnx2 *bp) | |
3737 | { | |
3738 | u32 val; | |
3739 | ||
3740 | val = REG_RD(bp, BNX2_NVM_ACCESS_ENABLE); | |
3741 | /* Disable both bits, even after read. */ | |
6aa20a22 | 3742 | REG_WR(bp, BNX2_NVM_ACCESS_ENABLE, |
b6016b76 MC |
3743 | val & ~(BNX2_NVM_ACCESS_ENABLE_EN | |
3744 | BNX2_NVM_ACCESS_ENABLE_WR_EN)); | |
3745 | } | |
3746 | ||
3747 | static int | |
3748 | bnx2_nvram_erase_page(struct bnx2 *bp, u32 offset) | |
3749 | { | |
3750 | u32 cmd; | |
3751 | int j; | |
3752 | ||
e30372c9 | 3753 | if (bp->flash_info->flags & BNX2_NV_BUFFERED) |
b6016b76 MC |
3754 | /* Buffered flash, no erase needed */ |
3755 | return 0; | |
3756 | ||
3757 | /* Build an erase command */ | |
3758 | cmd = BNX2_NVM_COMMAND_ERASE | BNX2_NVM_COMMAND_WR | | |
3759 | BNX2_NVM_COMMAND_DOIT; | |
3760 | ||
3761 | /* Need to clear DONE bit separately. */ | |
3762 | REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE); | |
3763 | ||
3764 | /* Address of the NVRAM to read from. */ | |
3765 | REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE); | |
3766 | ||
3767 | /* Issue an erase command. */ | |
3768 | REG_WR(bp, BNX2_NVM_COMMAND, cmd); | |
3769 | ||
3770 | /* Wait for completion. */ | |
3771 | for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) { | |
3772 | u32 val; | |
3773 | ||
3774 | udelay(5); | |
3775 | ||
3776 | val = REG_RD(bp, BNX2_NVM_COMMAND); | |
3777 | if (val & BNX2_NVM_COMMAND_DONE) | |
3778 | break; | |
3779 | } | |
3780 | ||
3781 | if (j >= NVRAM_TIMEOUT_COUNT) | |
3782 | return -EBUSY; | |
3783 | ||
3784 | return 0; | |
3785 | } | |
3786 | ||
3787 | static int | |
3788 | bnx2_nvram_read_dword(struct bnx2 *bp, u32 offset, u8 *ret_val, u32 cmd_flags) | |
3789 | { | |
3790 | u32 cmd; | |
3791 | int j; | |
3792 | ||
3793 | /* Build the command word. */ | |
3794 | cmd = BNX2_NVM_COMMAND_DOIT | cmd_flags; | |
3795 | ||
e30372c9 MC |
3796 | /* Calculate an offset of a buffered flash, not needed for 5709. */ |
3797 | if (bp->flash_info->flags & BNX2_NV_TRANSLATE) { | |
b6016b76 MC |
3798 | offset = ((offset / bp->flash_info->page_size) << |
3799 | bp->flash_info->page_bits) + | |
3800 | (offset % bp->flash_info->page_size); | |
3801 | } | |
3802 | ||
3803 | /* Need to clear DONE bit separately. */ | |
3804 | REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE); | |
3805 | ||
3806 | /* Address of the NVRAM to read from. */ | |
3807 | REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE); | |
3808 | ||
3809 | /* Issue a read command. */ | |
3810 | REG_WR(bp, BNX2_NVM_COMMAND, cmd); | |
3811 | ||
3812 | /* Wait for completion. */ | |
3813 | for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) { | |
3814 | u32 val; | |
3815 | ||
3816 | udelay(5); | |
3817 | ||
3818 | val = REG_RD(bp, BNX2_NVM_COMMAND); | |
3819 | if (val & BNX2_NVM_COMMAND_DONE) { | |
b491edd5 AV |
3820 | __be32 v = cpu_to_be32(REG_RD(bp, BNX2_NVM_READ)); |
3821 | memcpy(ret_val, &v, 4); | |
b6016b76 MC |
3822 | break; |
3823 | } | |
3824 | } | |
3825 | if (j >= NVRAM_TIMEOUT_COUNT) | |
3826 | return -EBUSY; | |
3827 | ||
3828 | return 0; | |
3829 | } | |
3830 | ||
3831 | ||
3832 | static int | |
3833 | bnx2_nvram_write_dword(struct bnx2 *bp, u32 offset, u8 *val, u32 cmd_flags) | |
3834 | { | |
b491edd5 AV |
3835 | u32 cmd; |
3836 | __be32 val32; | |
b6016b76 MC |
3837 | int j; |
3838 | ||
3839 | /* Build the command word. */ | |
3840 | cmd = BNX2_NVM_COMMAND_DOIT | BNX2_NVM_COMMAND_WR | cmd_flags; | |
3841 | ||
e30372c9 MC |
3842 | /* Calculate an offset of a buffered flash, not needed for 5709. */ |
3843 | if (bp->flash_info->flags & BNX2_NV_TRANSLATE) { | |
b6016b76 MC |
3844 | offset = ((offset / bp->flash_info->page_size) << |
3845 | bp->flash_info->page_bits) + | |
3846 | (offset % bp->flash_info->page_size); | |
3847 | } | |
3848 | ||
3849 | /* Need to clear DONE bit separately. */ | |
3850 | REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE); | |
3851 | ||
3852 | memcpy(&val32, val, 4); | |
b6016b76 MC |
3853 | |
3854 | /* Write the data. */ | |
b491edd5 | 3855 | REG_WR(bp, BNX2_NVM_WRITE, be32_to_cpu(val32)); |
b6016b76 MC |
3856 | |
3857 | /* Address of the NVRAM to write to. */ | |
3858 | REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE); | |
3859 | ||
3860 | /* Issue the write command. */ | |
3861 | REG_WR(bp, BNX2_NVM_COMMAND, cmd); | |
3862 | ||
3863 | /* Wait for completion. */ | |
3864 | for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) { | |
3865 | udelay(5); | |
3866 | ||
3867 | if (REG_RD(bp, BNX2_NVM_COMMAND) & BNX2_NVM_COMMAND_DONE) | |
3868 | break; | |
3869 | } | |
3870 | if (j >= NVRAM_TIMEOUT_COUNT) | |
3871 | return -EBUSY; | |
3872 | ||
3873 | return 0; | |
3874 | } | |
3875 | ||
3876 | static int | |
3877 | bnx2_init_nvram(struct bnx2 *bp) | |
3878 | { | |
3879 | u32 val; | |
e30372c9 | 3880 | int j, entry_count, rc = 0; |
b6016b76 MC |
3881 | struct flash_spec *flash; |
3882 | ||
e30372c9 MC |
3883 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
3884 | bp->flash_info = &flash_5709; | |
3885 | goto get_flash_size; | |
3886 | } | |
3887 | ||
b6016b76 MC |
3888 | /* Determine the selected interface. */ |
3889 | val = REG_RD(bp, BNX2_NVM_CFG1); | |
3890 | ||
ff8ac609 | 3891 | entry_count = ARRAY_SIZE(flash_table); |
b6016b76 | 3892 | |
b6016b76 MC |
3893 | if (val & 0x40000000) { |
3894 | ||
3895 | /* Flash interface has been reconfigured */ | |
3896 | for (j = 0, flash = &flash_table[0]; j < entry_count; | |
37137709 MC |
3897 | j++, flash++) { |
3898 | if ((val & FLASH_BACKUP_STRAP_MASK) == | |
3899 | (flash->config1 & FLASH_BACKUP_STRAP_MASK)) { | |
b6016b76 MC |
3900 | bp->flash_info = flash; |
3901 | break; | |
3902 | } | |
3903 | } | |
3904 | } | |
3905 | else { | |
37137709 | 3906 | u32 mask; |
b6016b76 MC |
3907 | /* Not yet been reconfigured */ |
3908 | ||
37137709 MC |
3909 | if (val & (1 << 23)) |
3910 | mask = FLASH_BACKUP_STRAP_MASK; | |
3911 | else | |
3912 | mask = FLASH_STRAP_MASK; | |
3913 | ||
b6016b76 MC |
3914 | for (j = 0, flash = &flash_table[0]; j < entry_count; |
3915 | j++, flash++) { | |
3916 | ||
37137709 | 3917 | if ((val & mask) == (flash->strapping & mask)) { |
b6016b76 MC |
3918 | bp->flash_info = flash; |
3919 | ||
3920 | /* Request access to the flash interface. */ | |
3921 | if ((rc = bnx2_acquire_nvram_lock(bp)) != 0) | |
3922 | return rc; | |
3923 | ||
3924 | /* Enable access to flash interface */ | |
3925 | bnx2_enable_nvram_access(bp); | |
3926 | ||
3927 | /* Reconfigure the flash interface */ | |
3928 | REG_WR(bp, BNX2_NVM_CFG1, flash->config1); | |
3929 | REG_WR(bp, BNX2_NVM_CFG2, flash->config2); | |
3930 | REG_WR(bp, BNX2_NVM_CFG3, flash->config3); | |
3931 | REG_WR(bp, BNX2_NVM_WRITE1, flash->write1); | |
3932 | ||
3933 | /* Disable access to flash interface */ | |
3934 | bnx2_disable_nvram_access(bp); | |
3935 | bnx2_release_nvram_lock(bp); | |
3936 | ||
3937 | break; | |
3938 | } | |
3939 | } | |
3940 | } /* if (val & 0x40000000) */ | |
3941 | ||
3942 | if (j == entry_count) { | |
3943 | bp->flash_info = NULL; | |
2f23c523 | 3944 | printk(KERN_ALERT PFX "Unknown flash/EEPROM type.\n"); |
1122db71 | 3945 | return -ENODEV; |
b6016b76 MC |
3946 | } |
3947 | ||
e30372c9 | 3948 | get_flash_size: |
2726d6e1 | 3949 | val = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG2); |
1122db71 MC |
3950 | val &= BNX2_SHARED_HW_CFG2_NVM_SIZE_MASK; |
3951 | if (val) | |
3952 | bp->flash_size = val; | |
3953 | else | |
3954 | bp->flash_size = bp->flash_info->total_size; | |
3955 | ||
b6016b76 MC |
3956 | return rc; |
3957 | } | |
3958 | ||
3959 | static int | |
3960 | bnx2_nvram_read(struct bnx2 *bp, u32 offset, u8 *ret_buf, | |
3961 | int buf_size) | |
3962 | { | |
3963 | int rc = 0; | |
3964 | u32 cmd_flags, offset32, len32, extra; | |
3965 | ||
3966 | if (buf_size == 0) | |
3967 | return 0; | |
3968 | ||
3969 | /* Request access to the flash interface. */ | |
3970 | if ((rc = bnx2_acquire_nvram_lock(bp)) != 0) | |
3971 | return rc; | |
3972 | ||
3973 | /* Enable access to flash interface */ | |
3974 | bnx2_enable_nvram_access(bp); | |
3975 | ||
3976 | len32 = buf_size; | |
3977 | offset32 = offset; | |
3978 | extra = 0; | |
3979 | ||
3980 | cmd_flags = 0; | |
3981 | ||
3982 | if (offset32 & 3) { | |
3983 | u8 buf[4]; | |
3984 | u32 pre_len; | |
3985 | ||
3986 | offset32 &= ~3; | |
3987 | pre_len = 4 - (offset & 3); | |
3988 | ||
3989 | if (pre_len >= len32) { | |
3990 | pre_len = len32; | |
3991 | cmd_flags = BNX2_NVM_COMMAND_FIRST | | |
3992 | BNX2_NVM_COMMAND_LAST; | |
3993 | } | |
3994 | else { | |
3995 | cmd_flags = BNX2_NVM_COMMAND_FIRST; | |
3996 | } | |
3997 | ||
3998 | rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags); | |
3999 | ||
4000 | if (rc) | |
4001 | return rc; | |
4002 | ||
4003 | memcpy(ret_buf, buf + (offset & 3), pre_len); | |
4004 | ||
4005 | offset32 += 4; | |
4006 | ret_buf += pre_len; | |
4007 | len32 -= pre_len; | |
4008 | } | |
4009 | if (len32 & 3) { | |
4010 | extra = 4 - (len32 & 3); | |
4011 | len32 = (len32 + 4) & ~3; | |
4012 | } | |
4013 | ||
4014 | if (len32 == 4) { | |
4015 | u8 buf[4]; | |
4016 | ||
4017 | if (cmd_flags) | |
4018 | cmd_flags = BNX2_NVM_COMMAND_LAST; | |
4019 | else | |
4020 | cmd_flags = BNX2_NVM_COMMAND_FIRST | | |
4021 | BNX2_NVM_COMMAND_LAST; | |
4022 | ||
4023 | rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags); | |
4024 | ||
4025 | memcpy(ret_buf, buf, 4 - extra); | |
4026 | } | |
4027 | else if (len32 > 0) { | |
4028 | u8 buf[4]; | |
4029 | ||
4030 | /* Read the first word. */ | |
4031 | if (cmd_flags) | |
4032 | cmd_flags = 0; | |
4033 | else | |
4034 | cmd_flags = BNX2_NVM_COMMAND_FIRST; | |
4035 | ||
4036 | rc = bnx2_nvram_read_dword(bp, offset32, ret_buf, cmd_flags); | |
4037 | ||
4038 | /* Advance to the next dword. */ | |
4039 | offset32 += 4; | |
4040 | ret_buf += 4; | |
4041 | len32 -= 4; | |
4042 | ||
4043 | while (len32 > 4 && rc == 0) { | |
4044 | rc = bnx2_nvram_read_dword(bp, offset32, ret_buf, 0); | |
4045 | ||
4046 | /* Advance to the next dword. */ | |
4047 | offset32 += 4; | |
4048 | ret_buf += 4; | |
4049 | len32 -= 4; | |
4050 | } | |
4051 | ||
4052 | if (rc) | |
4053 | return rc; | |
4054 | ||
4055 | cmd_flags = BNX2_NVM_COMMAND_LAST; | |
4056 | rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags); | |
4057 | ||
4058 | memcpy(ret_buf, buf, 4 - extra); | |
4059 | } | |
4060 | ||
4061 | /* Disable access to flash interface */ | |
4062 | bnx2_disable_nvram_access(bp); | |
4063 | ||
4064 | bnx2_release_nvram_lock(bp); | |
4065 | ||
4066 | return rc; | |
4067 | } | |
4068 | ||
4069 | static int | |
4070 | bnx2_nvram_write(struct bnx2 *bp, u32 offset, u8 *data_buf, | |
4071 | int buf_size) | |
4072 | { | |
4073 | u32 written, offset32, len32; | |
e6be763f | 4074 | u8 *buf, start[4], end[4], *align_buf = NULL, *flash_buffer = NULL; |
b6016b76 MC |
4075 | int rc = 0; |
4076 | int align_start, align_end; | |
4077 | ||
4078 | buf = data_buf; | |
4079 | offset32 = offset; | |
4080 | len32 = buf_size; | |
4081 | align_start = align_end = 0; | |
4082 | ||
4083 | if ((align_start = (offset32 & 3))) { | |
4084 | offset32 &= ~3; | |
c873879c MC |
4085 | len32 += align_start; |
4086 | if (len32 < 4) | |
4087 | len32 = 4; | |
b6016b76 MC |
4088 | if ((rc = bnx2_nvram_read(bp, offset32, start, 4))) |
4089 | return rc; | |
4090 | } | |
4091 | ||
4092 | if (len32 & 3) { | |
c873879c MC |
4093 | align_end = 4 - (len32 & 3); |
4094 | len32 += align_end; | |
4095 | if ((rc = bnx2_nvram_read(bp, offset32 + len32 - 4, end, 4))) | |
4096 | return rc; | |
b6016b76 MC |
4097 | } |
4098 | ||
4099 | if (align_start || align_end) { | |
e6be763f MC |
4100 | align_buf = kmalloc(len32, GFP_KERNEL); |
4101 | if (align_buf == NULL) | |
b6016b76 MC |
4102 | return -ENOMEM; |
4103 | if (align_start) { | |
e6be763f | 4104 | memcpy(align_buf, start, 4); |
b6016b76 MC |
4105 | } |
4106 | if (align_end) { | |
e6be763f | 4107 | memcpy(align_buf + len32 - 4, end, 4); |
b6016b76 | 4108 | } |
e6be763f MC |
4109 | memcpy(align_buf + align_start, data_buf, buf_size); |
4110 | buf = align_buf; | |
b6016b76 MC |
4111 | } |
4112 | ||
e30372c9 | 4113 | if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) { |
ae181bc4 MC |
4114 | flash_buffer = kmalloc(264, GFP_KERNEL); |
4115 | if (flash_buffer == NULL) { | |
4116 | rc = -ENOMEM; | |
4117 | goto nvram_write_end; | |
4118 | } | |
4119 | } | |
4120 | ||
b6016b76 MC |
4121 | written = 0; |
4122 | while ((written < len32) && (rc == 0)) { | |
4123 | u32 page_start, page_end, data_start, data_end; | |
4124 | u32 addr, cmd_flags; | |
4125 | int i; | |
b6016b76 MC |
4126 | |
4127 | /* Find the page_start addr */ | |
4128 | page_start = offset32 + written; | |
4129 | page_start -= (page_start % bp->flash_info->page_size); | |
4130 | /* Find the page_end addr */ | |
4131 | page_end = page_start + bp->flash_info->page_size; | |
4132 | /* Find the data_start addr */ | |
4133 | data_start = (written == 0) ? offset32 : page_start; | |
4134 | /* Find the data_end addr */ | |
6aa20a22 | 4135 | data_end = (page_end > offset32 + len32) ? |
b6016b76 MC |
4136 | (offset32 + len32) : page_end; |
4137 | ||
4138 | /* Request access to the flash interface. */ | |
4139 | if ((rc = bnx2_acquire_nvram_lock(bp)) != 0) | |
4140 | goto nvram_write_end; | |
4141 | ||
4142 | /* Enable access to flash interface */ | |
4143 | bnx2_enable_nvram_access(bp); | |
4144 | ||
4145 | cmd_flags = BNX2_NVM_COMMAND_FIRST; | |
e30372c9 | 4146 | if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) { |
b6016b76 MC |
4147 | int j; |
4148 | ||
4149 | /* Read the whole page into the buffer | |
4150 | * (non-buffer flash only) */ | |
4151 | for (j = 0; j < bp->flash_info->page_size; j += 4) { | |
4152 | if (j == (bp->flash_info->page_size - 4)) { | |
4153 | cmd_flags |= BNX2_NVM_COMMAND_LAST; | |
4154 | } | |
4155 | rc = bnx2_nvram_read_dword(bp, | |
6aa20a22 JG |
4156 | page_start + j, |
4157 | &flash_buffer[j], | |
b6016b76 MC |
4158 | cmd_flags); |
4159 | ||
4160 | if (rc) | |
4161 | goto nvram_write_end; | |
4162 | ||
4163 | cmd_flags = 0; | |
4164 | } | |
4165 | } | |
4166 | ||
4167 | /* Enable writes to flash interface (unlock write-protect) */ | |
4168 | if ((rc = bnx2_enable_nvram_write(bp)) != 0) | |
4169 | goto nvram_write_end; | |
4170 | ||
b6016b76 MC |
4171 | /* Loop to write back the buffer data from page_start to |
4172 | * data_start */ | |
4173 | i = 0; | |
e30372c9 | 4174 | if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) { |
c873879c MC |
4175 | /* Erase the page */ |
4176 | if ((rc = bnx2_nvram_erase_page(bp, page_start)) != 0) | |
4177 | goto nvram_write_end; | |
4178 | ||
4179 | /* Re-enable the write again for the actual write */ | |
4180 | bnx2_enable_nvram_write(bp); | |
4181 | ||
b6016b76 MC |
4182 | for (addr = page_start; addr < data_start; |
4183 | addr += 4, i += 4) { | |
6aa20a22 | 4184 | |
b6016b76 MC |
4185 | rc = bnx2_nvram_write_dword(bp, addr, |
4186 | &flash_buffer[i], cmd_flags); | |
4187 | ||
4188 | if (rc != 0) | |
4189 | goto nvram_write_end; | |
4190 | ||
4191 | cmd_flags = 0; | |
4192 | } | |
4193 | } | |
4194 | ||
4195 | /* Loop to write the new data from data_start to data_end */ | |
bae25761 | 4196 | for (addr = data_start; addr < data_end; addr += 4, i += 4) { |
b6016b76 | 4197 | if ((addr == page_end - 4) || |
e30372c9 | 4198 | ((bp->flash_info->flags & BNX2_NV_BUFFERED) && |
b6016b76 MC |
4199 | (addr == data_end - 4))) { |
4200 | ||
4201 | cmd_flags |= BNX2_NVM_COMMAND_LAST; | |
4202 | } | |
4203 | rc = bnx2_nvram_write_dword(bp, addr, buf, | |
4204 | cmd_flags); | |
4205 | ||
4206 | if (rc != 0) | |
4207 | goto nvram_write_end; | |
4208 | ||
4209 | cmd_flags = 0; | |
4210 | buf += 4; | |
4211 | } | |
4212 | ||
4213 | /* Loop to write back the buffer data from data_end | |
4214 | * to page_end */ | |
e30372c9 | 4215 | if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) { |
b6016b76 MC |
4216 | for (addr = data_end; addr < page_end; |
4217 | addr += 4, i += 4) { | |
6aa20a22 | 4218 | |
b6016b76 MC |
4219 | if (addr == page_end-4) { |
4220 | cmd_flags = BNX2_NVM_COMMAND_LAST; | |
4221 | } | |
4222 | rc = bnx2_nvram_write_dword(bp, addr, | |
4223 | &flash_buffer[i], cmd_flags); | |
4224 | ||
4225 | if (rc != 0) | |
4226 | goto nvram_write_end; | |
4227 | ||
4228 | cmd_flags = 0; | |
4229 | } | |
4230 | } | |
4231 | ||
4232 | /* Disable writes to flash interface (lock write-protect) */ | |
4233 | bnx2_disable_nvram_write(bp); | |
4234 | ||
4235 | /* Disable access to flash interface */ | |
4236 | bnx2_disable_nvram_access(bp); | |
4237 | bnx2_release_nvram_lock(bp); | |
4238 | ||
4239 | /* Increment written */ | |
4240 | written += data_end - data_start; | |
4241 | } | |
4242 | ||
4243 | nvram_write_end: | |
e6be763f MC |
4244 | kfree(flash_buffer); |
4245 | kfree(align_buf); | |
b6016b76 MC |
4246 | return rc; |
4247 | } | |
4248 | ||
0d8a6571 MC |
4249 | static void |
4250 | bnx2_init_remote_phy(struct bnx2 *bp) | |
4251 | { | |
4252 | u32 val; | |
4253 | ||
583c28e5 MC |
4254 | bp->phy_flags &= ~BNX2_PHY_FLAG_REMOTE_PHY_CAP; |
4255 | if (!(bp->phy_flags & BNX2_PHY_FLAG_SERDES)) | |
0d8a6571 MC |
4256 | return; |
4257 | ||
2726d6e1 | 4258 | val = bnx2_shmem_rd(bp, BNX2_FW_CAP_MB); |
0d8a6571 MC |
4259 | if ((val & BNX2_FW_CAP_SIGNATURE_MASK) != BNX2_FW_CAP_SIGNATURE) |
4260 | return; | |
4261 | ||
4262 | if (val & BNX2_FW_CAP_REMOTE_PHY_CAPABLE) { | |
583c28e5 | 4263 | bp->phy_flags |= BNX2_PHY_FLAG_REMOTE_PHY_CAP; |
0d8a6571 | 4264 | |
2726d6e1 | 4265 | val = bnx2_shmem_rd(bp, BNX2_LINK_STATUS); |
0d8a6571 MC |
4266 | if (val & BNX2_LINK_STATUS_SERDES_LINK) |
4267 | bp->phy_port = PORT_FIBRE; | |
4268 | else | |
4269 | bp->phy_port = PORT_TP; | |
489310a4 MC |
4270 | |
4271 | if (netif_running(bp->dev)) { | |
4272 | u32 sig; | |
4273 | ||
489310a4 MC |
4274 | sig = BNX2_DRV_ACK_CAP_SIGNATURE | |
4275 | BNX2_FW_CAP_REMOTE_PHY_CAPABLE; | |
2726d6e1 | 4276 | bnx2_shmem_wr(bp, BNX2_DRV_ACK_CAP_MB, sig); |
489310a4 | 4277 | } |
0d8a6571 MC |
4278 | } |
4279 | } | |
4280 | ||
b4b36042 MC |
4281 | static void |
4282 | bnx2_setup_msix_tbl(struct bnx2 *bp) | |
4283 | { | |
4284 | REG_WR(bp, BNX2_PCI_GRC_WINDOW_ADDR, BNX2_PCI_GRC_WINDOW_ADDR_SEP_WIN); | |
4285 | ||
4286 | REG_WR(bp, BNX2_PCI_GRC_WINDOW2_ADDR, BNX2_MSIX_TABLE_ADDR); | |
4287 | REG_WR(bp, BNX2_PCI_GRC_WINDOW3_ADDR, BNX2_MSIX_PBA_ADDR); | |
4288 | } | |
4289 | ||
b6016b76 MC |
4290 | static int |
4291 | bnx2_reset_chip(struct bnx2 *bp, u32 reset_code) | |
4292 | { | |
4293 | u32 val; | |
4294 | int i, rc = 0; | |
489310a4 | 4295 | u8 old_port; |
b6016b76 MC |
4296 | |
4297 | /* Wait for the current PCI transaction to complete before | |
4298 | * issuing a reset. */ | |
4299 | REG_WR(bp, BNX2_MISC_ENABLE_CLR_BITS, | |
4300 | BNX2_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE | | |
4301 | BNX2_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE | | |
4302 | BNX2_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE | | |
4303 | BNX2_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE); | |
4304 | val = REG_RD(bp, BNX2_MISC_ENABLE_CLR_BITS); | |
4305 | udelay(5); | |
4306 | ||
b090ae2b MC |
4307 | /* Wait for the firmware to tell us it is ok to issue a reset. */ |
4308 | bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT0 | reset_code, 1); | |
4309 | ||
b6016b76 MC |
4310 | /* Deposit a driver reset signature so the firmware knows that |
4311 | * this is a soft reset. */ | |
2726d6e1 MC |
4312 | bnx2_shmem_wr(bp, BNX2_DRV_RESET_SIGNATURE, |
4313 | BNX2_DRV_RESET_SIGNATURE_MAGIC); | |
b6016b76 | 4314 | |
b6016b76 MC |
4315 | /* Do a dummy read to force the chip to complete all current transaction |
4316 | * before we issue a reset. */ | |
4317 | val = REG_RD(bp, BNX2_MISC_ID); | |
4318 | ||
234754d5 MC |
4319 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
4320 | REG_WR(bp, BNX2_MISC_COMMAND, BNX2_MISC_COMMAND_SW_RESET); | |
4321 | REG_RD(bp, BNX2_MISC_COMMAND); | |
4322 | udelay(5); | |
b6016b76 | 4323 | |
234754d5 MC |
4324 | val = BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA | |
4325 | BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP; | |
b6016b76 | 4326 | |
234754d5 | 4327 | pci_write_config_dword(bp->pdev, BNX2_PCICFG_MISC_CONFIG, val); |
b6016b76 | 4328 | |
234754d5 MC |
4329 | } else { |
4330 | val = BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ | | |
4331 | BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA | | |
4332 | BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP; | |
4333 | ||
4334 | /* Chip reset. */ | |
4335 | REG_WR(bp, BNX2_PCICFG_MISC_CONFIG, val); | |
4336 | ||
594a9dfa MC |
4337 | /* Reading back any register after chip reset will hang the |
4338 | * bus on 5706 A0 and A1. The msleep below provides plenty | |
4339 | * of margin for write posting. | |
4340 | */ | |
234754d5 | 4341 | if ((CHIP_ID(bp) == CHIP_ID_5706_A0) || |
8e545881 AV |
4342 | (CHIP_ID(bp) == CHIP_ID_5706_A1)) |
4343 | msleep(20); | |
b6016b76 | 4344 | |
234754d5 MC |
4345 | /* Reset takes approximate 30 usec */ |
4346 | for (i = 0; i < 10; i++) { | |
4347 | val = REG_RD(bp, BNX2_PCICFG_MISC_CONFIG); | |
4348 | if ((val & (BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ | | |
4349 | BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY)) == 0) | |
4350 | break; | |
4351 | udelay(10); | |
4352 | } | |
4353 | ||
4354 | if (val & (BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ | | |
4355 | BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY)) { | |
4356 | printk(KERN_ERR PFX "Chip reset did not complete\n"); | |
4357 | return -EBUSY; | |
4358 | } | |
b6016b76 MC |
4359 | } |
4360 | ||
4361 | /* Make sure byte swapping is properly configured. */ | |
4362 | val = REG_RD(bp, BNX2_PCI_SWAP_DIAG0); | |
4363 | if (val != 0x01020304) { | |
4364 | printk(KERN_ERR PFX "Chip not in correct endian mode\n"); | |
4365 | return -ENODEV; | |
4366 | } | |
4367 | ||
b6016b76 | 4368 | /* Wait for the firmware to finish its initialization. */ |
b090ae2b MC |
4369 | rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT1 | reset_code, 0); |
4370 | if (rc) | |
4371 | return rc; | |
b6016b76 | 4372 | |
0d8a6571 | 4373 | spin_lock_bh(&bp->phy_lock); |
489310a4 | 4374 | old_port = bp->phy_port; |
0d8a6571 | 4375 | bnx2_init_remote_phy(bp); |
583c28e5 MC |
4376 | if ((bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) && |
4377 | old_port != bp->phy_port) | |
0d8a6571 MC |
4378 | bnx2_set_default_remote_link(bp); |
4379 | spin_unlock_bh(&bp->phy_lock); | |
4380 | ||
b6016b76 MC |
4381 | if (CHIP_ID(bp) == CHIP_ID_5706_A0) { |
4382 | /* Adjust the voltage regular to two steps lower. The default | |
4383 | * of this register is 0x0000000e. */ | |
4384 | REG_WR(bp, BNX2_MISC_VREG_CONTROL, 0x000000fa); | |
4385 | ||
4386 | /* Remove bad rbuf memory from the free pool. */ | |
4387 | rc = bnx2_alloc_bad_rbuf(bp); | |
4388 | } | |
4389 | ||
f86e82fb | 4390 | if (bp->flags & BNX2_FLAG_USING_MSIX) |
b4b36042 MC |
4391 | bnx2_setup_msix_tbl(bp); |
4392 | ||
b6016b76 MC |
4393 | return rc; |
4394 | } | |
4395 | ||
4396 | static int | |
4397 | bnx2_init_chip(struct bnx2 *bp) | |
4398 | { | |
4399 | u32 val; | |
b4b36042 | 4400 | int rc, i; |
b6016b76 MC |
4401 | |
4402 | /* Make sure the interrupt is not active. */ | |
4403 | REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, BNX2_PCICFG_INT_ACK_CMD_MASK_INT); | |
4404 | ||
4405 | val = BNX2_DMA_CONFIG_DATA_BYTE_SWAP | | |
4406 | BNX2_DMA_CONFIG_DATA_WORD_SWAP | | |
4407 | #ifdef __BIG_ENDIAN | |
6aa20a22 | 4408 | BNX2_DMA_CONFIG_CNTL_BYTE_SWAP | |
b6016b76 | 4409 | #endif |
6aa20a22 | 4410 | BNX2_DMA_CONFIG_CNTL_WORD_SWAP | |
b6016b76 MC |
4411 | DMA_READ_CHANS << 12 | |
4412 | DMA_WRITE_CHANS << 16; | |
4413 | ||
4414 | val |= (0x2 << 20) | (1 << 11); | |
4415 | ||
f86e82fb | 4416 | if ((bp->flags & BNX2_FLAG_PCIX) && (bp->bus_speed_mhz == 133)) |
b6016b76 MC |
4417 | val |= (1 << 23); |
4418 | ||
4419 | if ((CHIP_NUM(bp) == CHIP_NUM_5706) && | |
f86e82fb | 4420 | (CHIP_ID(bp) != CHIP_ID_5706_A0) && !(bp->flags & BNX2_FLAG_PCIX)) |
b6016b76 MC |
4421 | val |= BNX2_DMA_CONFIG_CNTL_PING_PONG_DMA; |
4422 | ||
4423 | REG_WR(bp, BNX2_DMA_CONFIG, val); | |
4424 | ||
4425 | if (CHIP_ID(bp) == CHIP_ID_5706_A0) { | |
4426 | val = REG_RD(bp, BNX2_TDMA_CONFIG); | |
4427 | val |= BNX2_TDMA_CONFIG_ONE_DMA; | |
4428 | REG_WR(bp, BNX2_TDMA_CONFIG, val); | |
4429 | } | |
4430 | ||
f86e82fb | 4431 | if (bp->flags & BNX2_FLAG_PCIX) { |
b6016b76 MC |
4432 | u16 val16; |
4433 | ||
4434 | pci_read_config_word(bp->pdev, bp->pcix_cap + PCI_X_CMD, | |
4435 | &val16); | |
4436 | pci_write_config_word(bp->pdev, bp->pcix_cap + PCI_X_CMD, | |
4437 | val16 & ~PCI_X_CMD_ERO); | |
4438 | } | |
4439 | ||
4440 | REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS, | |
4441 | BNX2_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE | | |
4442 | BNX2_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE | | |
4443 | BNX2_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE); | |
4444 | ||
4445 | /* Initialize context mapping and zero out the quick contexts. The | |
4446 | * context block must have already been enabled. */ | |
641bdcd5 MC |
4447 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
4448 | rc = bnx2_init_5709_context(bp); | |
4449 | if (rc) | |
4450 | return rc; | |
4451 | } else | |
59b47d8a | 4452 | bnx2_init_context(bp); |
b6016b76 | 4453 | |
fba9fe91 MC |
4454 | if ((rc = bnx2_init_cpus(bp)) != 0) |
4455 | return rc; | |
4456 | ||
b6016b76 MC |
4457 | bnx2_init_nvram(bp); |
4458 | ||
4459 | bnx2_set_mac_addr(bp); | |
4460 | ||
4461 | val = REG_RD(bp, BNX2_MQ_CONFIG); | |
4462 | val &= ~BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE; | |
4463 | val |= BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_256; | |
68c9f75a MC |
4464 | if (CHIP_ID(bp) == CHIP_ID_5709_A0 || CHIP_ID(bp) == CHIP_ID_5709_A1) |
4465 | val |= BNX2_MQ_CONFIG_HALT_DIS; | |
4466 | ||
b6016b76 MC |
4467 | REG_WR(bp, BNX2_MQ_CONFIG, val); |
4468 | ||
4469 | val = 0x10000 + (MAX_CID_CNT * MB_KERNEL_CTX_SIZE); | |
4470 | REG_WR(bp, BNX2_MQ_KNL_BYP_WIND_START, val); | |
4471 | REG_WR(bp, BNX2_MQ_KNL_WIND_END, val); | |
4472 | ||
4473 | val = (BCM_PAGE_BITS - 8) << 24; | |
4474 | REG_WR(bp, BNX2_RV2P_CONFIG, val); | |
4475 | ||
4476 | /* Configure page size. */ | |
4477 | val = REG_RD(bp, BNX2_TBDR_CONFIG); | |
4478 | val &= ~BNX2_TBDR_CONFIG_PAGE_SIZE; | |
4479 | val |= (BCM_PAGE_BITS - 8) << 24 | 0x40; | |
4480 | REG_WR(bp, BNX2_TBDR_CONFIG, val); | |
4481 | ||
4482 | val = bp->mac_addr[0] + | |
4483 | (bp->mac_addr[1] << 8) + | |
4484 | (bp->mac_addr[2] << 16) + | |
4485 | bp->mac_addr[3] + | |
4486 | (bp->mac_addr[4] << 8) + | |
4487 | (bp->mac_addr[5] << 16); | |
4488 | REG_WR(bp, BNX2_EMAC_BACKOFF_SEED, val); | |
4489 | ||
4490 | /* Program the MTU. Also include 4 bytes for CRC32. */ | |
4491 | val = bp->dev->mtu + ETH_HLEN + 4; | |
4492 | if (val > (MAX_ETHERNET_PACKET_SIZE + 4)) | |
4493 | val |= BNX2_EMAC_RX_MTU_SIZE_JUMBO_ENA; | |
4494 | REG_WR(bp, BNX2_EMAC_RX_MTU_SIZE, val); | |
4495 | ||
b4b36042 MC |
4496 | for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) |
4497 | bp->bnx2_napi[i].last_status_idx = 0; | |
4498 | ||
b6016b76 MC |
4499 | bp->rx_mode = BNX2_EMAC_RX_MODE_SORT_MODE; |
4500 | ||
4501 | /* Set up how to generate a link change interrupt. */ | |
4502 | REG_WR(bp, BNX2_EMAC_ATTENTION_ENA, BNX2_EMAC_ATTENTION_ENA_LINK); | |
4503 | ||
4504 | REG_WR(bp, BNX2_HC_STATUS_ADDR_L, | |
4505 | (u64) bp->status_blk_mapping & 0xffffffff); | |
4506 | REG_WR(bp, BNX2_HC_STATUS_ADDR_H, (u64) bp->status_blk_mapping >> 32); | |
4507 | ||
4508 | REG_WR(bp, BNX2_HC_STATISTICS_ADDR_L, | |
4509 | (u64) bp->stats_blk_mapping & 0xffffffff); | |
4510 | REG_WR(bp, BNX2_HC_STATISTICS_ADDR_H, | |
4511 | (u64) bp->stats_blk_mapping >> 32); | |
4512 | ||
6aa20a22 | 4513 | REG_WR(bp, BNX2_HC_TX_QUICK_CONS_TRIP, |
b6016b76 MC |
4514 | (bp->tx_quick_cons_trip_int << 16) | bp->tx_quick_cons_trip); |
4515 | ||
4516 | REG_WR(bp, BNX2_HC_RX_QUICK_CONS_TRIP, | |
4517 | (bp->rx_quick_cons_trip_int << 16) | bp->rx_quick_cons_trip); | |
4518 | ||
4519 | REG_WR(bp, BNX2_HC_COMP_PROD_TRIP, | |
4520 | (bp->comp_prod_trip_int << 16) | bp->comp_prod_trip); | |
4521 | ||
4522 | REG_WR(bp, BNX2_HC_TX_TICKS, (bp->tx_ticks_int << 16) | bp->tx_ticks); | |
4523 | ||
4524 | REG_WR(bp, BNX2_HC_RX_TICKS, (bp->rx_ticks_int << 16) | bp->rx_ticks); | |
4525 | ||
4526 | REG_WR(bp, BNX2_HC_COM_TICKS, | |
4527 | (bp->com_ticks_int << 16) | bp->com_ticks); | |
4528 | ||
4529 | REG_WR(bp, BNX2_HC_CMD_TICKS, | |
4530 | (bp->cmd_ticks_int << 16) | bp->cmd_ticks); | |
4531 | ||
02537b06 MC |
4532 | if (CHIP_NUM(bp) == CHIP_NUM_5708) |
4533 | REG_WR(bp, BNX2_HC_STATS_TICKS, 0); | |
4534 | else | |
7ea6920e | 4535 | REG_WR(bp, BNX2_HC_STATS_TICKS, bp->stats_ticks); |
b6016b76 MC |
4536 | REG_WR(bp, BNX2_HC_STAT_COLLECT_TICKS, 0xbb8); /* 3ms */ |
4537 | ||
4538 | if (CHIP_ID(bp) == CHIP_ID_5706_A1) | |
8e6a72c4 | 4539 | val = BNX2_HC_CONFIG_COLLECT_STATS; |
b6016b76 | 4540 | else { |
8e6a72c4 MC |
4541 | val = BNX2_HC_CONFIG_RX_TMR_MODE | BNX2_HC_CONFIG_TX_TMR_MODE | |
4542 | BNX2_HC_CONFIG_COLLECT_STATS; | |
b6016b76 MC |
4543 | } |
4544 | ||
5e9ad9e1 | 4545 | if (bp->irq_nvecs > 1) { |
c76c0475 MC |
4546 | REG_WR(bp, BNX2_HC_MSIX_BIT_VECTOR, |
4547 | BNX2_HC_MSIX_BIT_VECTOR_VAL); | |
4548 | ||
5e9ad9e1 MC |
4549 | val |= BNX2_HC_CONFIG_SB_ADDR_INC_128B; |
4550 | } | |
4551 | ||
4552 | if (bp->flags & BNX2_FLAG_ONE_SHOT_MSI) | |
4553 | val |= BNX2_HC_CONFIG_ONE_SHOT; | |
4554 | ||
4555 | REG_WR(bp, BNX2_HC_CONFIG, val); | |
4556 | ||
4557 | for (i = 1; i < bp->irq_nvecs; i++) { | |
4558 | u32 base = ((i - 1) * BNX2_HC_SB_CONFIG_SIZE) + | |
4559 | BNX2_HC_SB_CONFIG_1; | |
4560 | ||
6f743ca0 | 4561 | REG_WR(bp, base, |
c76c0475 | 4562 | BNX2_HC_SB_CONFIG_1_TX_TMR_MODE | |
5e9ad9e1 | 4563 | BNX2_HC_SB_CONFIG_1_RX_TMR_MODE | |
c76c0475 MC |
4564 | BNX2_HC_SB_CONFIG_1_ONE_SHOT); |
4565 | ||
6f743ca0 | 4566 | REG_WR(bp, base + BNX2_HC_TX_QUICK_CONS_TRIP_OFF, |
c76c0475 MC |
4567 | (bp->tx_quick_cons_trip_int << 16) | |
4568 | bp->tx_quick_cons_trip); | |
4569 | ||
6f743ca0 | 4570 | REG_WR(bp, base + BNX2_HC_TX_TICKS_OFF, |
c76c0475 MC |
4571 | (bp->tx_ticks_int << 16) | bp->tx_ticks); |
4572 | ||
5e9ad9e1 MC |
4573 | REG_WR(bp, base + BNX2_HC_RX_QUICK_CONS_TRIP_OFF, |
4574 | (bp->rx_quick_cons_trip_int << 16) | | |
4575 | bp->rx_quick_cons_trip); | |
8e6a72c4 | 4576 | |
5e9ad9e1 MC |
4577 | REG_WR(bp, base + BNX2_HC_RX_TICKS_OFF, |
4578 | (bp->rx_ticks_int << 16) | bp->rx_ticks); | |
4579 | } | |
8e6a72c4 | 4580 | |
b6016b76 MC |
4581 | /* Clear internal stats counters. */ |
4582 | REG_WR(bp, BNX2_HC_COMMAND, BNX2_HC_COMMAND_CLR_STAT_NOW); | |
4583 | ||
da3e4fbe | 4584 | REG_WR(bp, BNX2_HC_ATTN_BITS_ENABLE, STATUS_ATTN_EVENTS); |
b6016b76 MC |
4585 | |
4586 | /* Initialize the receive filter. */ | |
4587 | bnx2_set_rx_mode(bp->dev); | |
4588 | ||
0aa38df7 MC |
4589 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
4590 | val = REG_RD(bp, BNX2_MISC_NEW_CORE_CTL); | |
4591 | val |= BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE; | |
4592 | REG_WR(bp, BNX2_MISC_NEW_CORE_CTL, val); | |
4593 | } | |
b090ae2b MC |
4594 | rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT2 | BNX2_DRV_MSG_CODE_RESET, |
4595 | 0); | |
b6016b76 | 4596 | |
df149d70 | 4597 | REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS, BNX2_MISC_ENABLE_DEFAULT); |
b6016b76 MC |
4598 | REG_RD(bp, BNX2_MISC_ENABLE_SET_BITS); |
4599 | ||
4600 | udelay(20); | |
4601 | ||
bf5295bb MC |
4602 | bp->hc_cmd = REG_RD(bp, BNX2_HC_COMMAND); |
4603 | ||
b090ae2b | 4604 | return rc; |
b6016b76 MC |
4605 | } |
4606 | ||
c76c0475 MC |
4607 | static void |
4608 | bnx2_clear_ring_states(struct bnx2 *bp) | |
4609 | { | |
4610 | struct bnx2_napi *bnapi; | |
35e9010b | 4611 | struct bnx2_tx_ring_info *txr; |
bb4f98ab | 4612 | struct bnx2_rx_ring_info *rxr; |
c76c0475 MC |
4613 | int i; |
4614 | ||
4615 | for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) { | |
4616 | bnapi = &bp->bnx2_napi[i]; | |
35e9010b | 4617 | txr = &bnapi->tx_ring; |
bb4f98ab | 4618 | rxr = &bnapi->rx_ring; |
c76c0475 | 4619 | |
35e9010b MC |
4620 | txr->tx_cons = 0; |
4621 | txr->hw_tx_cons = 0; | |
bb4f98ab MC |
4622 | rxr->rx_prod_bseq = 0; |
4623 | rxr->rx_prod = 0; | |
4624 | rxr->rx_cons = 0; | |
4625 | rxr->rx_pg_prod = 0; | |
4626 | rxr->rx_pg_cons = 0; | |
c76c0475 MC |
4627 | } |
4628 | } | |
4629 | ||
59b47d8a | 4630 | static void |
35e9010b | 4631 | bnx2_init_tx_context(struct bnx2 *bp, u32 cid, struct bnx2_tx_ring_info *txr) |
59b47d8a MC |
4632 | { |
4633 | u32 val, offset0, offset1, offset2, offset3; | |
62a8313c | 4634 | u32 cid_addr = GET_CID_ADDR(cid); |
59b47d8a MC |
4635 | |
4636 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { | |
4637 | offset0 = BNX2_L2CTX_TYPE_XI; | |
4638 | offset1 = BNX2_L2CTX_CMD_TYPE_XI; | |
4639 | offset2 = BNX2_L2CTX_TBDR_BHADDR_HI_XI; | |
4640 | offset3 = BNX2_L2CTX_TBDR_BHADDR_LO_XI; | |
4641 | } else { | |
4642 | offset0 = BNX2_L2CTX_TYPE; | |
4643 | offset1 = BNX2_L2CTX_CMD_TYPE; | |
4644 | offset2 = BNX2_L2CTX_TBDR_BHADDR_HI; | |
4645 | offset3 = BNX2_L2CTX_TBDR_BHADDR_LO; | |
4646 | } | |
4647 | val = BNX2_L2CTX_TYPE_TYPE_L2 | BNX2_L2CTX_TYPE_SIZE_L2; | |
62a8313c | 4648 | bnx2_ctx_wr(bp, cid_addr, offset0, val); |
59b47d8a MC |
4649 | |
4650 | val = BNX2_L2CTX_CMD_TYPE_TYPE_L2 | (8 << 16); | |
62a8313c | 4651 | bnx2_ctx_wr(bp, cid_addr, offset1, val); |
59b47d8a | 4652 | |
35e9010b | 4653 | val = (u64) txr->tx_desc_mapping >> 32; |
62a8313c | 4654 | bnx2_ctx_wr(bp, cid_addr, offset2, val); |
59b47d8a | 4655 | |
35e9010b | 4656 | val = (u64) txr->tx_desc_mapping & 0xffffffff; |
62a8313c | 4657 | bnx2_ctx_wr(bp, cid_addr, offset3, val); |
59b47d8a | 4658 | } |
b6016b76 MC |
4659 | |
4660 | static void | |
35e9010b | 4661 | bnx2_init_tx_ring(struct bnx2 *bp, int ring_num) |
b6016b76 MC |
4662 | { |
4663 | struct tx_bd *txbd; | |
c76c0475 MC |
4664 | u32 cid = TX_CID; |
4665 | struct bnx2_napi *bnapi; | |
35e9010b | 4666 | struct bnx2_tx_ring_info *txr; |
c76c0475 | 4667 | |
35e9010b MC |
4668 | bnapi = &bp->bnx2_napi[ring_num]; |
4669 | txr = &bnapi->tx_ring; | |
4670 | ||
4671 | if (ring_num == 0) | |
4672 | cid = TX_CID; | |
4673 | else | |
4674 | cid = TX_TSS_CID + ring_num - 1; | |
b6016b76 | 4675 | |
2f8af120 MC |
4676 | bp->tx_wake_thresh = bp->tx_ring_size / 2; |
4677 | ||
35e9010b | 4678 | txbd = &txr->tx_desc_ring[MAX_TX_DESC_CNT]; |
6aa20a22 | 4679 | |
35e9010b MC |
4680 | txbd->tx_bd_haddr_hi = (u64) txr->tx_desc_mapping >> 32; |
4681 | txbd->tx_bd_haddr_lo = (u64) txr->tx_desc_mapping & 0xffffffff; | |
b6016b76 | 4682 | |
35e9010b MC |
4683 | txr->tx_prod = 0; |
4684 | txr->tx_prod_bseq = 0; | |
6aa20a22 | 4685 | |
35e9010b MC |
4686 | txr->tx_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_TX_HOST_BIDX; |
4687 | txr->tx_bseq_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_TX_HOST_BSEQ; | |
b6016b76 | 4688 | |
35e9010b | 4689 | bnx2_init_tx_context(bp, cid, txr); |
b6016b76 MC |
4690 | } |
4691 | ||
4692 | static void | |
5d5d0015 MC |
4693 | bnx2_init_rxbd_rings(struct rx_bd *rx_ring[], dma_addr_t dma[], u32 buf_size, |
4694 | int num_rings) | |
b6016b76 | 4695 | { |
b6016b76 | 4696 | int i; |
5d5d0015 | 4697 | struct rx_bd *rxbd; |
6aa20a22 | 4698 | |
5d5d0015 | 4699 | for (i = 0; i < num_rings; i++) { |
13daffa2 | 4700 | int j; |
b6016b76 | 4701 | |
5d5d0015 | 4702 | rxbd = &rx_ring[i][0]; |
13daffa2 | 4703 | for (j = 0; j < MAX_RX_DESC_CNT; j++, rxbd++) { |
5d5d0015 | 4704 | rxbd->rx_bd_len = buf_size; |
13daffa2 MC |
4705 | rxbd->rx_bd_flags = RX_BD_FLAGS_START | RX_BD_FLAGS_END; |
4706 | } | |
5d5d0015 | 4707 | if (i == (num_rings - 1)) |
13daffa2 MC |
4708 | j = 0; |
4709 | else | |
4710 | j = i + 1; | |
5d5d0015 MC |
4711 | rxbd->rx_bd_haddr_hi = (u64) dma[j] >> 32; |
4712 | rxbd->rx_bd_haddr_lo = (u64) dma[j] & 0xffffffff; | |
13daffa2 | 4713 | } |
5d5d0015 MC |
4714 | } |
4715 | ||
4716 | static void | |
bb4f98ab | 4717 | bnx2_init_rx_ring(struct bnx2 *bp, int ring_num) |
5d5d0015 MC |
4718 | { |
4719 | int i; | |
4720 | u16 prod, ring_prod; | |
bb4f98ab MC |
4721 | u32 cid, rx_cid_addr, val; |
4722 | struct bnx2_napi *bnapi = &bp->bnx2_napi[ring_num]; | |
4723 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; | |
4724 | ||
4725 | if (ring_num == 0) | |
4726 | cid = RX_CID; | |
4727 | else | |
4728 | cid = RX_RSS_CID + ring_num - 1; | |
4729 | ||
4730 | rx_cid_addr = GET_CID_ADDR(cid); | |
5d5d0015 | 4731 | |
bb4f98ab | 4732 | bnx2_init_rxbd_rings(rxr->rx_desc_ring, rxr->rx_desc_mapping, |
5d5d0015 MC |
4733 | bp->rx_buf_use_size, bp->rx_max_ring); |
4734 | ||
bb4f98ab | 4735 | bnx2_init_rx_context(bp, cid); |
83e3fc89 MC |
4736 | |
4737 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { | |
4738 | val = REG_RD(bp, BNX2_MQ_MAP_L2_5); | |
4739 | REG_WR(bp, BNX2_MQ_MAP_L2_5, val | BNX2_MQ_MAP_L2_5_ARM); | |
4740 | } | |
4741 | ||
62a8313c | 4742 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_PG_BUF_SIZE, 0); |
47bf4246 | 4743 | if (bp->rx_pg_ring_size) { |
bb4f98ab MC |
4744 | bnx2_init_rxbd_rings(rxr->rx_pg_desc_ring, |
4745 | rxr->rx_pg_desc_mapping, | |
47bf4246 MC |
4746 | PAGE_SIZE, bp->rx_max_pg_ring); |
4747 | val = (bp->rx_buf_use_size << 16) | PAGE_SIZE; | |
62a8313c MC |
4748 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_PG_BUF_SIZE, val); |
4749 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_RBDC_KEY, | |
5e9ad9e1 | 4750 | BNX2_L2CTX_RBDC_JUMBO_KEY - ring_num); |
47bf4246 | 4751 | |
bb4f98ab | 4752 | val = (u64) rxr->rx_pg_desc_mapping[0] >> 32; |
62a8313c | 4753 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_PG_BDHADDR_HI, val); |
47bf4246 | 4754 | |
bb4f98ab | 4755 | val = (u64) rxr->rx_pg_desc_mapping[0] & 0xffffffff; |
62a8313c | 4756 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_PG_BDHADDR_LO, val); |
47bf4246 MC |
4757 | |
4758 | if (CHIP_NUM(bp) == CHIP_NUM_5709) | |
4759 | REG_WR(bp, BNX2_MQ_MAP_L2_3, BNX2_MQ_MAP_L2_3_DEFAULT); | |
4760 | } | |
b6016b76 | 4761 | |
bb4f98ab | 4762 | val = (u64) rxr->rx_desc_mapping[0] >> 32; |
62a8313c | 4763 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_BDHADDR_HI, val); |
b6016b76 | 4764 | |
bb4f98ab | 4765 | val = (u64) rxr->rx_desc_mapping[0] & 0xffffffff; |
62a8313c | 4766 | bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_BDHADDR_LO, val); |
b6016b76 | 4767 | |
bb4f98ab | 4768 | ring_prod = prod = rxr->rx_pg_prod; |
47bf4246 | 4769 | for (i = 0; i < bp->rx_pg_ring_size; i++) { |
bb4f98ab | 4770 | if (bnx2_alloc_rx_page(bp, rxr, ring_prod) < 0) |
47bf4246 MC |
4771 | break; |
4772 | prod = NEXT_RX_BD(prod); | |
4773 | ring_prod = RX_PG_RING_IDX(prod); | |
4774 | } | |
bb4f98ab | 4775 | rxr->rx_pg_prod = prod; |
47bf4246 | 4776 | |
bb4f98ab | 4777 | ring_prod = prod = rxr->rx_prod; |
236b6394 | 4778 | for (i = 0; i < bp->rx_ring_size; i++) { |
bb4f98ab | 4779 | if (bnx2_alloc_rx_skb(bp, rxr, ring_prod) < 0) |
b6016b76 | 4780 | break; |
b6016b76 MC |
4781 | prod = NEXT_RX_BD(prod); |
4782 | ring_prod = RX_RING_IDX(prod); | |
4783 | } | |
bb4f98ab | 4784 | rxr->rx_prod = prod; |
b6016b76 | 4785 | |
bb4f98ab MC |
4786 | rxr->rx_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_BDIDX; |
4787 | rxr->rx_bseq_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_BSEQ; | |
4788 | rxr->rx_pg_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_PG_BDIDX; | |
b6016b76 | 4789 | |
bb4f98ab MC |
4790 | REG_WR16(bp, rxr->rx_pg_bidx_addr, rxr->rx_pg_prod); |
4791 | REG_WR16(bp, rxr->rx_bidx_addr, prod); | |
4792 | ||
4793 | REG_WR(bp, rxr->rx_bseq_addr, rxr->rx_prod_bseq); | |
b6016b76 MC |
4794 | } |
4795 | ||
35e9010b MC |
4796 | static void |
4797 | bnx2_init_all_rings(struct bnx2 *bp) | |
4798 | { | |
4799 | int i; | |
5e9ad9e1 | 4800 | u32 val; |
35e9010b MC |
4801 | |
4802 | bnx2_clear_ring_states(bp); | |
4803 | ||
4804 | REG_WR(bp, BNX2_TSCH_TSS_CFG, 0); | |
4805 | for (i = 0; i < bp->num_tx_rings; i++) | |
4806 | bnx2_init_tx_ring(bp, i); | |
4807 | ||
4808 | if (bp->num_tx_rings > 1) | |
4809 | REG_WR(bp, BNX2_TSCH_TSS_CFG, ((bp->num_tx_rings - 1) << 24) | | |
4810 | (TX_TSS_CID << 7)); | |
4811 | ||
5e9ad9e1 MC |
4812 | REG_WR(bp, BNX2_RLUP_RSS_CONFIG, 0); |
4813 | bnx2_reg_wr_ind(bp, BNX2_RXP_SCRATCH_RSS_TBL_SZ, 0); | |
4814 | ||
bb4f98ab MC |
4815 | for (i = 0; i < bp->num_rx_rings; i++) |
4816 | bnx2_init_rx_ring(bp, i); | |
5e9ad9e1 MC |
4817 | |
4818 | if (bp->num_rx_rings > 1) { | |
4819 | u32 tbl_32; | |
4820 | u8 *tbl = (u8 *) &tbl_32; | |
4821 | ||
4822 | bnx2_reg_wr_ind(bp, BNX2_RXP_SCRATCH_RSS_TBL_SZ, | |
4823 | BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES); | |
4824 | ||
4825 | for (i = 0; i < BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES; i++) { | |
4826 | tbl[i % 4] = i % (bp->num_rx_rings - 1); | |
4827 | if ((i % 4) == 3) | |
4828 | bnx2_reg_wr_ind(bp, | |
4829 | BNX2_RXP_SCRATCH_RSS_TBL + i, | |
4830 | cpu_to_be32(tbl_32)); | |
4831 | } | |
4832 | ||
4833 | val = BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_ALL_XI | | |
4834 | BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_ALL_XI; | |
4835 | ||
4836 | REG_WR(bp, BNX2_RLUP_RSS_CONFIG, val); | |
4837 | ||
4838 | } | |
35e9010b MC |
4839 | } |
4840 | ||
5d5d0015 | 4841 | static u32 bnx2_find_max_ring(u32 ring_size, u32 max_size) |
13daffa2 | 4842 | { |
5d5d0015 | 4843 | u32 max, num_rings = 1; |
13daffa2 | 4844 | |
5d5d0015 MC |
4845 | while (ring_size > MAX_RX_DESC_CNT) { |
4846 | ring_size -= MAX_RX_DESC_CNT; | |
13daffa2 MC |
4847 | num_rings++; |
4848 | } | |
4849 | /* round to next power of 2 */ | |
5d5d0015 | 4850 | max = max_size; |
13daffa2 MC |
4851 | while ((max & num_rings) == 0) |
4852 | max >>= 1; | |
4853 | ||
4854 | if (num_rings != max) | |
4855 | max <<= 1; | |
4856 | ||
5d5d0015 MC |
4857 | return max; |
4858 | } | |
4859 | ||
4860 | static void | |
4861 | bnx2_set_rx_ring_size(struct bnx2 *bp, u32 size) | |
4862 | { | |
84eaa187 | 4863 | u32 rx_size, rx_space, jumbo_size; |
5d5d0015 MC |
4864 | |
4865 | /* 8 for CRC and VLAN */ | |
d89cb6af | 4866 | rx_size = bp->dev->mtu + ETH_HLEN + BNX2_RX_OFFSET + 8; |
5d5d0015 | 4867 | |
84eaa187 MC |
4868 | rx_space = SKB_DATA_ALIGN(rx_size + BNX2_RX_ALIGN) + NET_SKB_PAD + |
4869 | sizeof(struct skb_shared_info); | |
4870 | ||
601d3d18 | 4871 | bp->rx_copy_thresh = BNX2_RX_COPY_THRESH; |
47bf4246 MC |
4872 | bp->rx_pg_ring_size = 0; |
4873 | bp->rx_max_pg_ring = 0; | |
4874 | bp->rx_max_pg_ring_idx = 0; | |
f86e82fb | 4875 | if ((rx_space > PAGE_SIZE) && !(bp->flags & BNX2_FLAG_JUMBO_BROKEN)) { |
84eaa187 MC |
4876 | int pages = PAGE_ALIGN(bp->dev->mtu - 40) >> PAGE_SHIFT; |
4877 | ||
4878 | jumbo_size = size * pages; | |
4879 | if (jumbo_size > MAX_TOTAL_RX_PG_DESC_CNT) | |
4880 | jumbo_size = MAX_TOTAL_RX_PG_DESC_CNT; | |
4881 | ||
4882 | bp->rx_pg_ring_size = jumbo_size; | |
4883 | bp->rx_max_pg_ring = bnx2_find_max_ring(jumbo_size, | |
4884 | MAX_RX_PG_RINGS); | |
4885 | bp->rx_max_pg_ring_idx = (bp->rx_max_pg_ring * RX_DESC_CNT) - 1; | |
601d3d18 | 4886 | rx_size = BNX2_RX_COPY_THRESH + BNX2_RX_OFFSET; |
84eaa187 MC |
4887 | bp->rx_copy_thresh = 0; |
4888 | } | |
5d5d0015 MC |
4889 | |
4890 | bp->rx_buf_use_size = rx_size; | |
4891 | /* hw alignment */ | |
4892 | bp->rx_buf_size = bp->rx_buf_use_size + BNX2_RX_ALIGN; | |
d89cb6af | 4893 | bp->rx_jumbo_thresh = rx_size - BNX2_RX_OFFSET; |
5d5d0015 MC |
4894 | bp->rx_ring_size = size; |
4895 | bp->rx_max_ring = bnx2_find_max_ring(size, MAX_RX_RINGS); | |
13daffa2 MC |
4896 | bp->rx_max_ring_idx = (bp->rx_max_ring * RX_DESC_CNT) - 1; |
4897 | } | |
4898 | ||
b6016b76 MC |
4899 | static void |
4900 | bnx2_free_tx_skbs(struct bnx2 *bp) | |
4901 | { | |
4902 | int i; | |
4903 | ||
35e9010b MC |
4904 | for (i = 0; i < bp->num_tx_rings; i++) { |
4905 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; | |
4906 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; | |
4907 | int j; | |
b6016b76 | 4908 | |
35e9010b | 4909 | if (txr->tx_buf_ring == NULL) |
b6016b76 | 4910 | continue; |
b6016b76 | 4911 | |
35e9010b MC |
4912 | for (j = 0; j < TX_DESC_CNT; ) { |
4913 | struct sw_bd *tx_buf = &txr->tx_buf_ring[j]; | |
4914 | struct sk_buff *skb = tx_buf->skb; | |
4915 | int k, last; | |
4916 | ||
4917 | if (skb == NULL) { | |
4918 | j++; | |
4919 | continue; | |
4920 | } | |
4921 | ||
4922 | pci_unmap_single(bp->pdev, | |
4923 | pci_unmap_addr(tx_buf, mapping), | |
b6016b76 MC |
4924 | skb_headlen(skb), PCI_DMA_TODEVICE); |
4925 | ||
35e9010b | 4926 | tx_buf->skb = NULL; |
b6016b76 | 4927 | |
35e9010b MC |
4928 | last = skb_shinfo(skb)->nr_frags; |
4929 | for (k = 0; k < last; k++) { | |
4930 | tx_buf = &txr->tx_buf_ring[j + k + 1]; | |
4931 | pci_unmap_page(bp->pdev, | |
4932 | pci_unmap_addr(tx_buf, mapping), | |
4933 | skb_shinfo(skb)->frags[j].size, | |
4934 | PCI_DMA_TODEVICE); | |
4935 | } | |
4936 | dev_kfree_skb(skb); | |
4937 | j += k + 1; | |
b6016b76 | 4938 | } |
b6016b76 | 4939 | } |
b6016b76 MC |
4940 | } |
4941 | ||
4942 | static void | |
4943 | bnx2_free_rx_skbs(struct bnx2 *bp) | |
4944 | { | |
4945 | int i; | |
4946 | ||
bb4f98ab MC |
4947 | for (i = 0; i < bp->num_rx_rings; i++) { |
4948 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; | |
4949 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; | |
4950 | int j; | |
b6016b76 | 4951 | |
bb4f98ab MC |
4952 | if (rxr->rx_buf_ring == NULL) |
4953 | return; | |
b6016b76 | 4954 | |
bb4f98ab MC |
4955 | for (j = 0; j < bp->rx_max_ring_idx; j++) { |
4956 | struct sw_bd *rx_buf = &rxr->rx_buf_ring[j]; | |
4957 | struct sk_buff *skb = rx_buf->skb; | |
b6016b76 | 4958 | |
bb4f98ab MC |
4959 | if (skb == NULL) |
4960 | continue; | |
b6016b76 | 4961 | |
bb4f98ab MC |
4962 | pci_unmap_single(bp->pdev, |
4963 | pci_unmap_addr(rx_buf, mapping), | |
4964 | bp->rx_buf_use_size, | |
4965 | PCI_DMA_FROMDEVICE); | |
b6016b76 | 4966 | |
bb4f98ab MC |
4967 | rx_buf->skb = NULL; |
4968 | ||
4969 | dev_kfree_skb(skb); | |
4970 | } | |
4971 | for (j = 0; j < bp->rx_max_pg_ring_idx; j++) | |
4972 | bnx2_free_rx_page(bp, rxr, j); | |
b6016b76 MC |
4973 | } |
4974 | } | |
4975 | ||
4976 | static void | |
4977 | bnx2_free_skbs(struct bnx2 *bp) | |
4978 | { | |
4979 | bnx2_free_tx_skbs(bp); | |
4980 | bnx2_free_rx_skbs(bp); | |
4981 | } | |
4982 | ||
4983 | static int | |
4984 | bnx2_reset_nic(struct bnx2 *bp, u32 reset_code) | |
4985 | { | |
4986 | int rc; | |
4987 | ||
4988 | rc = bnx2_reset_chip(bp, reset_code); | |
4989 | bnx2_free_skbs(bp); | |
4990 | if (rc) | |
4991 | return rc; | |
4992 | ||
fba9fe91 MC |
4993 | if ((rc = bnx2_init_chip(bp)) != 0) |
4994 | return rc; | |
4995 | ||
35e9010b | 4996 | bnx2_init_all_rings(bp); |
b6016b76 MC |
4997 | return 0; |
4998 | } | |
4999 | ||
5000 | static int | |
9a120bc5 | 5001 | bnx2_init_nic(struct bnx2 *bp, int reset_phy) |
b6016b76 MC |
5002 | { |
5003 | int rc; | |
5004 | ||
5005 | if ((rc = bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET)) != 0) | |
5006 | return rc; | |
5007 | ||
80be4434 | 5008 | spin_lock_bh(&bp->phy_lock); |
9a120bc5 | 5009 | bnx2_init_phy(bp, reset_phy); |
b6016b76 | 5010 | bnx2_set_link(bp); |
543a827d MC |
5011 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
5012 | bnx2_remote_phy_event(bp); | |
0d8a6571 | 5013 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
5014 | return 0; |
5015 | } | |
5016 | ||
5017 | static int | |
5018 | bnx2_test_registers(struct bnx2 *bp) | |
5019 | { | |
5020 | int ret; | |
5bae30c9 | 5021 | int i, is_5709; |
f71e1309 | 5022 | static const struct { |
b6016b76 MC |
5023 | u16 offset; |
5024 | u16 flags; | |
5bae30c9 | 5025 | #define BNX2_FL_NOT_5709 1 |
b6016b76 MC |
5026 | u32 rw_mask; |
5027 | u32 ro_mask; | |
5028 | } reg_tbl[] = { | |
5029 | { 0x006c, 0, 0x00000000, 0x0000003f }, | |
5030 | { 0x0090, 0, 0xffffffff, 0x00000000 }, | |
5031 | { 0x0094, 0, 0x00000000, 0x00000000 }, | |
5032 | ||
5bae30c9 MC |
5033 | { 0x0404, BNX2_FL_NOT_5709, 0x00003f00, 0x00000000 }, |
5034 | { 0x0418, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff }, | |
5035 | { 0x041c, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff }, | |
5036 | { 0x0420, BNX2_FL_NOT_5709, 0x00000000, 0x80ffffff }, | |
5037 | { 0x0424, BNX2_FL_NOT_5709, 0x00000000, 0x00000000 }, | |
5038 | { 0x0428, BNX2_FL_NOT_5709, 0x00000000, 0x00000001 }, | |
5039 | { 0x0450, BNX2_FL_NOT_5709, 0x00000000, 0x0000ffff }, | |
5040 | { 0x0454, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff }, | |
5041 | { 0x0458, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff }, | |
5042 | ||
5043 | { 0x0808, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff }, | |
5044 | { 0x0854, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff }, | |
5045 | { 0x0868, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 }, | |
5046 | { 0x086c, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 }, | |
5047 | { 0x0870, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 }, | |
5048 | { 0x0874, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 }, | |
5049 | ||
5050 | { 0x0c00, BNX2_FL_NOT_5709, 0x00000000, 0x00000001 }, | |
5051 | { 0x0c04, BNX2_FL_NOT_5709, 0x00000000, 0x03ff0001 }, | |
5052 | { 0x0c08, BNX2_FL_NOT_5709, 0x0f0ff073, 0x00000000 }, | |
b6016b76 MC |
5053 | |
5054 | { 0x1000, 0, 0x00000000, 0x00000001 }, | |
15b169cc | 5055 | { 0x1004, BNX2_FL_NOT_5709, 0x00000000, 0x000f0001 }, |
b6016b76 MC |
5056 | |
5057 | { 0x1408, 0, 0x01c00800, 0x00000000 }, | |
5058 | { 0x149c, 0, 0x8000ffff, 0x00000000 }, | |
5059 | { 0x14a8, 0, 0x00000000, 0x000001ff }, | |
5b0c76ad | 5060 | { 0x14ac, 0, 0x0fffffff, 0x10000000 }, |
b6016b76 MC |
5061 | { 0x14b0, 0, 0x00000002, 0x00000001 }, |
5062 | { 0x14b8, 0, 0x00000000, 0x00000000 }, | |
5063 | { 0x14c0, 0, 0x00000000, 0x00000009 }, | |
5064 | { 0x14c4, 0, 0x00003fff, 0x00000000 }, | |
5065 | { 0x14cc, 0, 0x00000000, 0x00000001 }, | |
5066 | { 0x14d0, 0, 0xffffffff, 0x00000000 }, | |
b6016b76 MC |
5067 | |
5068 | { 0x1800, 0, 0x00000000, 0x00000001 }, | |
5069 | { 0x1804, 0, 0x00000000, 0x00000003 }, | |
b6016b76 MC |
5070 | |
5071 | { 0x2800, 0, 0x00000000, 0x00000001 }, | |
5072 | { 0x2804, 0, 0x00000000, 0x00003f01 }, | |
5073 | { 0x2808, 0, 0x0f3f3f03, 0x00000000 }, | |
5074 | { 0x2810, 0, 0xffff0000, 0x00000000 }, | |
5075 | { 0x2814, 0, 0xffff0000, 0x00000000 }, | |
5076 | { 0x2818, 0, 0xffff0000, 0x00000000 }, | |
5077 | { 0x281c, 0, 0xffff0000, 0x00000000 }, | |
5078 | { 0x2834, 0, 0xffffffff, 0x00000000 }, | |
5079 | { 0x2840, 0, 0x00000000, 0xffffffff }, | |
5080 | { 0x2844, 0, 0x00000000, 0xffffffff }, | |
5081 | { 0x2848, 0, 0xffffffff, 0x00000000 }, | |
5082 | { 0x284c, 0, 0xf800f800, 0x07ff07ff }, | |
5083 | ||
5084 | { 0x2c00, 0, 0x00000000, 0x00000011 }, | |
5085 | { 0x2c04, 0, 0x00000000, 0x00030007 }, | |
5086 | ||
b6016b76 MC |
5087 | { 0x3c00, 0, 0x00000000, 0x00000001 }, |
5088 | { 0x3c04, 0, 0x00000000, 0x00070000 }, | |
5089 | { 0x3c08, 0, 0x00007f71, 0x07f00000 }, | |
5090 | { 0x3c0c, 0, 0x1f3ffffc, 0x00000000 }, | |
5091 | { 0x3c10, 0, 0xffffffff, 0x00000000 }, | |
5092 | { 0x3c14, 0, 0x00000000, 0xffffffff }, | |
5093 | { 0x3c18, 0, 0x00000000, 0xffffffff }, | |
5094 | { 0x3c1c, 0, 0xfffff000, 0x00000000 }, | |
5095 | { 0x3c20, 0, 0xffffff00, 0x00000000 }, | |
b6016b76 MC |
5096 | |
5097 | { 0x5004, 0, 0x00000000, 0x0000007f }, | |
5098 | { 0x5008, 0, 0x0f0007ff, 0x00000000 }, | |
b6016b76 | 5099 | |
b6016b76 MC |
5100 | { 0x5c00, 0, 0x00000000, 0x00000001 }, |
5101 | { 0x5c04, 0, 0x00000000, 0x0003000f }, | |
5102 | { 0x5c08, 0, 0x00000003, 0x00000000 }, | |
5103 | { 0x5c0c, 0, 0x0000fff8, 0x00000000 }, | |
5104 | { 0x5c10, 0, 0x00000000, 0xffffffff }, | |
5105 | { 0x5c80, 0, 0x00000000, 0x0f7113f1 }, | |
5106 | { 0x5c84, 0, 0x00000000, 0x0000f333 }, | |
5107 | { 0x5c88, 0, 0x00000000, 0x00077373 }, | |
5108 | { 0x5c8c, 0, 0x00000000, 0x0007f737 }, | |
5109 | ||
5110 | { 0x6808, 0, 0x0000ff7f, 0x00000000 }, | |
5111 | { 0x680c, 0, 0xffffffff, 0x00000000 }, | |
5112 | { 0x6810, 0, 0xffffffff, 0x00000000 }, | |
5113 | { 0x6814, 0, 0xffffffff, 0x00000000 }, | |
5114 | { 0x6818, 0, 0xffffffff, 0x00000000 }, | |
5115 | { 0x681c, 0, 0xffffffff, 0x00000000 }, | |
5116 | { 0x6820, 0, 0x00ff00ff, 0x00000000 }, | |
5117 | { 0x6824, 0, 0x00ff00ff, 0x00000000 }, | |
5118 | { 0x6828, 0, 0x00ff00ff, 0x00000000 }, | |
5119 | { 0x682c, 0, 0x03ff03ff, 0x00000000 }, | |
5120 | { 0x6830, 0, 0x03ff03ff, 0x00000000 }, | |
5121 | { 0x6834, 0, 0x03ff03ff, 0x00000000 }, | |
5122 | { 0x6838, 0, 0x03ff03ff, 0x00000000 }, | |
5123 | { 0x683c, 0, 0x0000ffff, 0x00000000 }, | |
5124 | { 0x6840, 0, 0x00000ff0, 0x00000000 }, | |
5125 | { 0x6844, 0, 0x00ffff00, 0x00000000 }, | |
5126 | { 0x684c, 0, 0xffffffff, 0x00000000 }, | |
5127 | { 0x6850, 0, 0x7f7f7f7f, 0x00000000 }, | |
5128 | { 0x6854, 0, 0x7f7f7f7f, 0x00000000 }, | |
5129 | { 0x6858, 0, 0x7f7f7f7f, 0x00000000 }, | |
5130 | { 0x685c, 0, 0x7f7f7f7f, 0x00000000 }, | |
5131 | { 0x6908, 0, 0x00000000, 0x0001ff0f }, | |
5132 | { 0x690c, 0, 0x00000000, 0x0ffe00f0 }, | |
5133 | ||
5134 | { 0xffff, 0, 0x00000000, 0x00000000 }, | |
5135 | }; | |
5136 | ||
5137 | ret = 0; | |
5bae30c9 MC |
5138 | is_5709 = 0; |
5139 | if (CHIP_NUM(bp) == CHIP_NUM_5709) | |
5140 | is_5709 = 1; | |
5141 | ||
b6016b76 MC |
5142 | for (i = 0; reg_tbl[i].offset != 0xffff; i++) { |
5143 | u32 offset, rw_mask, ro_mask, save_val, val; | |
5bae30c9 MC |
5144 | u16 flags = reg_tbl[i].flags; |
5145 | ||
5146 | if (is_5709 && (flags & BNX2_FL_NOT_5709)) | |
5147 | continue; | |
b6016b76 MC |
5148 | |
5149 | offset = (u32) reg_tbl[i].offset; | |
5150 | rw_mask = reg_tbl[i].rw_mask; | |
5151 | ro_mask = reg_tbl[i].ro_mask; | |
5152 | ||
14ab9b86 | 5153 | save_val = readl(bp->regview + offset); |
b6016b76 | 5154 | |
14ab9b86 | 5155 | writel(0, bp->regview + offset); |
b6016b76 | 5156 | |
14ab9b86 | 5157 | val = readl(bp->regview + offset); |
b6016b76 MC |
5158 | if ((val & rw_mask) != 0) { |
5159 | goto reg_test_err; | |
5160 | } | |
5161 | ||
5162 | if ((val & ro_mask) != (save_val & ro_mask)) { | |
5163 | goto reg_test_err; | |
5164 | } | |
5165 | ||
14ab9b86 | 5166 | writel(0xffffffff, bp->regview + offset); |
b6016b76 | 5167 | |
14ab9b86 | 5168 | val = readl(bp->regview + offset); |
b6016b76 MC |
5169 | if ((val & rw_mask) != rw_mask) { |
5170 | goto reg_test_err; | |
5171 | } | |
5172 | ||
5173 | if ((val & ro_mask) != (save_val & ro_mask)) { | |
5174 | goto reg_test_err; | |
5175 | } | |
5176 | ||
14ab9b86 | 5177 | writel(save_val, bp->regview + offset); |
b6016b76 MC |
5178 | continue; |
5179 | ||
5180 | reg_test_err: | |
14ab9b86 | 5181 | writel(save_val, bp->regview + offset); |
b6016b76 MC |
5182 | ret = -ENODEV; |
5183 | break; | |
5184 | } | |
5185 | return ret; | |
5186 | } | |
5187 | ||
5188 | static int | |
5189 | bnx2_do_mem_test(struct bnx2 *bp, u32 start, u32 size) | |
5190 | { | |
f71e1309 | 5191 | static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0x55555555, |
b6016b76 MC |
5192 | 0xaaaaaaaa , 0xaa55aa55, 0x55aa55aa }; |
5193 | int i; | |
5194 | ||
5195 | for (i = 0; i < sizeof(test_pattern) / 4; i++) { | |
5196 | u32 offset; | |
5197 | ||
5198 | for (offset = 0; offset < size; offset += 4) { | |
5199 | ||
2726d6e1 | 5200 | bnx2_reg_wr_ind(bp, start + offset, test_pattern[i]); |
b6016b76 | 5201 | |
2726d6e1 | 5202 | if (bnx2_reg_rd_ind(bp, start + offset) != |
b6016b76 MC |
5203 | test_pattern[i]) { |
5204 | return -ENODEV; | |
5205 | } | |
5206 | } | |
5207 | } | |
5208 | return 0; | |
5209 | } | |
5210 | ||
5211 | static int | |
5212 | bnx2_test_memory(struct bnx2 *bp) | |
5213 | { | |
5214 | int ret = 0; | |
5215 | int i; | |
5bae30c9 | 5216 | static struct mem_entry { |
b6016b76 MC |
5217 | u32 offset; |
5218 | u32 len; | |
5bae30c9 | 5219 | } mem_tbl_5706[] = { |
b6016b76 | 5220 | { 0x60000, 0x4000 }, |
5b0c76ad | 5221 | { 0xa0000, 0x3000 }, |
b6016b76 MC |
5222 | { 0xe0000, 0x4000 }, |
5223 | { 0x120000, 0x4000 }, | |
5224 | { 0x1a0000, 0x4000 }, | |
5225 | { 0x160000, 0x4000 }, | |
5226 | { 0xffffffff, 0 }, | |
5bae30c9 MC |
5227 | }, |
5228 | mem_tbl_5709[] = { | |
5229 | { 0x60000, 0x4000 }, | |
5230 | { 0xa0000, 0x3000 }, | |
5231 | { 0xe0000, 0x4000 }, | |
5232 | { 0x120000, 0x4000 }, | |
5233 | { 0x1a0000, 0x4000 }, | |
5234 | { 0xffffffff, 0 }, | |
b6016b76 | 5235 | }; |
5bae30c9 MC |
5236 | struct mem_entry *mem_tbl; |
5237 | ||
5238 | if (CHIP_NUM(bp) == CHIP_NUM_5709) | |
5239 | mem_tbl = mem_tbl_5709; | |
5240 | else | |
5241 | mem_tbl = mem_tbl_5706; | |
b6016b76 MC |
5242 | |
5243 | for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) { | |
5244 | if ((ret = bnx2_do_mem_test(bp, mem_tbl[i].offset, | |
5245 | mem_tbl[i].len)) != 0) { | |
5246 | return ret; | |
5247 | } | |
5248 | } | |
6aa20a22 | 5249 | |
b6016b76 MC |
5250 | return ret; |
5251 | } | |
5252 | ||
bc5a0690 MC |
5253 | #define BNX2_MAC_LOOPBACK 0 |
5254 | #define BNX2_PHY_LOOPBACK 1 | |
5255 | ||
b6016b76 | 5256 | static int |
bc5a0690 | 5257 | bnx2_run_loopback(struct bnx2 *bp, int loopback_mode) |
b6016b76 MC |
5258 | { |
5259 | unsigned int pkt_size, num_pkts, i; | |
5260 | struct sk_buff *skb, *rx_skb; | |
5261 | unsigned char *packet; | |
bc5a0690 | 5262 | u16 rx_start_idx, rx_idx; |
b6016b76 MC |
5263 | dma_addr_t map; |
5264 | struct tx_bd *txbd; | |
5265 | struct sw_bd *rx_buf; | |
5266 | struct l2_fhdr *rx_hdr; | |
5267 | int ret = -ENODEV; | |
c76c0475 | 5268 | struct bnx2_napi *bnapi = &bp->bnx2_napi[0], *tx_napi; |
35e9010b | 5269 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; |
bb4f98ab | 5270 | struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring; |
c76c0475 MC |
5271 | |
5272 | tx_napi = bnapi; | |
b6016b76 | 5273 | |
35e9010b | 5274 | txr = &tx_napi->tx_ring; |
bb4f98ab | 5275 | rxr = &bnapi->rx_ring; |
bc5a0690 MC |
5276 | if (loopback_mode == BNX2_MAC_LOOPBACK) { |
5277 | bp->loopback = MAC_LOOPBACK; | |
5278 | bnx2_set_mac_loopback(bp); | |
5279 | } | |
5280 | else if (loopback_mode == BNX2_PHY_LOOPBACK) { | |
583c28e5 | 5281 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
489310a4 MC |
5282 | return 0; |
5283 | ||
80be4434 | 5284 | bp->loopback = PHY_LOOPBACK; |
bc5a0690 MC |
5285 | bnx2_set_phy_loopback(bp); |
5286 | } | |
5287 | else | |
5288 | return -EINVAL; | |
b6016b76 | 5289 | |
84eaa187 | 5290 | pkt_size = min(bp->dev->mtu + ETH_HLEN, bp->rx_jumbo_thresh - 4); |
932f3772 | 5291 | skb = netdev_alloc_skb(bp->dev, pkt_size); |
b6cbc3b6 JL |
5292 | if (!skb) |
5293 | return -ENOMEM; | |
b6016b76 | 5294 | packet = skb_put(skb, pkt_size); |
6634292b | 5295 | memcpy(packet, bp->dev->dev_addr, 6); |
b6016b76 MC |
5296 | memset(packet + 6, 0x0, 8); |
5297 | for (i = 14; i < pkt_size; i++) | |
5298 | packet[i] = (unsigned char) (i & 0xff); | |
5299 | ||
5300 | map = pci_map_single(bp->pdev, skb->data, pkt_size, | |
5301 | PCI_DMA_TODEVICE); | |
5302 | ||
bf5295bb MC |
5303 | REG_WR(bp, BNX2_HC_COMMAND, |
5304 | bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT); | |
5305 | ||
b6016b76 MC |
5306 | REG_RD(bp, BNX2_HC_COMMAND); |
5307 | ||
5308 | udelay(5); | |
35efa7c1 | 5309 | rx_start_idx = bnx2_get_hw_rx_cons(bnapi); |
b6016b76 | 5310 | |
b6016b76 MC |
5311 | num_pkts = 0; |
5312 | ||
35e9010b | 5313 | txbd = &txr->tx_desc_ring[TX_RING_IDX(txr->tx_prod)]; |
b6016b76 MC |
5314 | |
5315 | txbd->tx_bd_haddr_hi = (u64) map >> 32; | |
5316 | txbd->tx_bd_haddr_lo = (u64) map & 0xffffffff; | |
5317 | txbd->tx_bd_mss_nbytes = pkt_size; | |
5318 | txbd->tx_bd_vlan_tag_flags = TX_BD_FLAGS_START | TX_BD_FLAGS_END; | |
5319 | ||
5320 | num_pkts++; | |
35e9010b MC |
5321 | txr->tx_prod = NEXT_TX_BD(txr->tx_prod); |
5322 | txr->tx_prod_bseq += pkt_size; | |
b6016b76 | 5323 | |
35e9010b MC |
5324 | REG_WR16(bp, txr->tx_bidx_addr, txr->tx_prod); |
5325 | REG_WR(bp, txr->tx_bseq_addr, txr->tx_prod_bseq); | |
b6016b76 MC |
5326 | |
5327 | udelay(100); | |
5328 | ||
bf5295bb MC |
5329 | REG_WR(bp, BNX2_HC_COMMAND, |
5330 | bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT); | |
5331 | ||
b6016b76 MC |
5332 | REG_RD(bp, BNX2_HC_COMMAND); |
5333 | ||
5334 | udelay(5); | |
5335 | ||
5336 | pci_unmap_single(bp->pdev, map, pkt_size, PCI_DMA_TODEVICE); | |
745720e5 | 5337 | dev_kfree_skb(skb); |
b6016b76 | 5338 | |
35e9010b | 5339 | if (bnx2_get_hw_tx_cons(tx_napi) != txr->tx_prod) |
b6016b76 | 5340 | goto loopback_test_done; |
b6016b76 | 5341 | |
35efa7c1 | 5342 | rx_idx = bnx2_get_hw_rx_cons(bnapi); |
b6016b76 MC |
5343 | if (rx_idx != rx_start_idx + num_pkts) { |
5344 | goto loopback_test_done; | |
5345 | } | |
5346 | ||
bb4f98ab | 5347 | rx_buf = &rxr->rx_buf_ring[rx_start_idx]; |
b6016b76 MC |
5348 | rx_skb = rx_buf->skb; |
5349 | ||
5350 | rx_hdr = (struct l2_fhdr *) rx_skb->data; | |
d89cb6af | 5351 | skb_reserve(rx_skb, BNX2_RX_OFFSET); |
b6016b76 MC |
5352 | |
5353 | pci_dma_sync_single_for_cpu(bp->pdev, | |
5354 | pci_unmap_addr(rx_buf, mapping), | |
5355 | bp->rx_buf_size, PCI_DMA_FROMDEVICE); | |
5356 | ||
ade2bfe7 | 5357 | if (rx_hdr->l2_fhdr_status & |
b6016b76 MC |
5358 | (L2_FHDR_ERRORS_BAD_CRC | |
5359 | L2_FHDR_ERRORS_PHY_DECODE | | |
5360 | L2_FHDR_ERRORS_ALIGNMENT | | |
5361 | L2_FHDR_ERRORS_TOO_SHORT | | |
5362 | L2_FHDR_ERRORS_GIANT_FRAME)) { | |
5363 | ||
5364 | goto loopback_test_done; | |
5365 | } | |
5366 | ||
5367 | if ((rx_hdr->l2_fhdr_pkt_len - 4) != pkt_size) { | |
5368 | goto loopback_test_done; | |
5369 | } | |
5370 | ||
5371 | for (i = 14; i < pkt_size; i++) { | |
5372 | if (*(rx_skb->data + i) != (unsigned char) (i & 0xff)) { | |
5373 | goto loopback_test_done; | |
5374 | } | |
5375 | } | |
5376 | ||
5377 | ret = 0; | |
5378 | ||
5379 | loopback_test_done: | |
5380 | bp->loopback = 0; | |
5381 | return ret; | |
5382 | } | |
5383 | ||
bc5a0690 MC |
5384 | #define BNX2_MAC_LOOPBACK_FAILED 1 |
5385 | #define BNX2_PHY_LOOPBACK_FAILED 2 | |
5386 | #define BNX2_LOOPBACK_FAILED (BNX2_MAC_LOOPBACK_FAILED | \ | |
5387 | BNX2_PHY_LOOPBACK_FAILED) | |
5388 | ||
5389 | static int | |
5390 | bnx2_test_loopback(struct bnx2 *bp) | |
5391 | { | |
5392 | int rc = 0; | |
5393 | ||
5394 | if (!netif_running(bp->dev)) | |
5395 | return BNX2_LOOPBACK_FAILED; | |
5396 | ||
5397 | bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET); | |
5398 | spin_lock_bh(&bp->phy_lock); | |
9a120bc5 | 5399 | bnx2_init_phy(bp, 1); |
bc5a0690 MC |
5400 | spin_unlock_bh(&bp->phy_lock); |
5401 | if (bnx2_run_loopback(bp, BNX2_MAC_LOOPBACK)) | |
5402 | rc |= BNX2_MAC_LOOPBACK_FAILED; | |
5403 | if (bnx2_run_loopback(bp, BNX2_PHY_LOOPBACK)) | |
5404 | rc |= BNX2_PHY_LOOPBACK_FAILED; | |
5405 | return rc; | |
5406 | } | |
5407 | ||
b6016b76 MC |
5408 | #define NVRAM_SIZE 0x200 |
5409 | #define CRC32_RESIDUAL 0xdebb20e3 | |
5410 | ||
5411 | static int | |
5412 | bnx2_test_nvram(struct bnx2 *bp) | |
5413 | { | |
b491edd5 | 5414 | __be32 buf[NVRAM_SIZE / 4]; |
b6016b76 MC |
5415 | u8 *data = (u8 *) buf; |
5416 | int rc = 0; | |
5417 | u32 magic, csum; | |
5418 | ||
5419 | if ((rc = bnx2_nvram_read(bp, 0, data, 4)) != 0) | |
5420 | goto test_nvram_done; | |
5421 | ||
5422 | magic = be32_to_cpu(buf[0]); | |
5423 | if (magic != 0x669955aa) { | |
5424 | rc = -ENODEV; | |
5425 | goto test_nvram_done; | |
5426 | } | |
5427 | ||
5428 | if ((rc = bnx2_nvram_read(bp, 0x100, data, NVRAM_SIZE)) != 0) | |
5429 | goto test_nvram_done; | |
5430 | ||
5431 | csum = ether_crc_le(0x100, data); | |
5432 | if (csum != CRC32_RESIDUAL) { | |
5433 | rc = -ENODEV; | |
5434 | goto test_nvram_done; | |
5435 | } | |
5436 | ||
5437 | csum = ether_crc_le(0x100, data + 0x100); | |
5438 | if (csum != CRC32_RESIDUAL) { | |
5439 | rc = -ENODEV; | |
5440 | } | |
5441 | ||
5442 | test_nvram_done: | |
5443 | return rc; | |
5444 | } | |
5445 | ||
5446 | static int | |
5447 | bnx2_test_link(struct bnx2 *bp) | |
5448 | { | |
5449 | u32 bmsr; | |
5450 | ||
583c28e5 | 5451 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) { |
489310a4 MC |
5452 | if (bp->link_up) |
5453 | return 0; | |
5454 | return -ENODEV; | |
5455 | } | |
c770a65c | 5456 | spin_lock_bh(&bp->phy_lock); |
27a005b8 MC |
5457 | bnx2_enable_bmsr1(bp); |
5458 | bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr); | |
5459 | bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr); | |
5460 | bnx2_disable_bmsr1(bp); | |
c770a65c | 5461 | spin_unlock_bh(&bp->phy_lock); |
6aa20a22 | 5462 | |
b6016b76 MC |
5463 | if (bmsr & BMSR_LSTATUS) { |
5464 | return 0; | |
5465 | } | |
5466 | return -ENODEV; | |
5467 | } | |
5468 | ||
5469 | static int | |
5470 | bnx2_test_intr(struct bnx2 *bp) | |
5471 | { | |
5472 | int i; | |
b6016b76 MC |
5473 | u16 status_idx; |
5474 | ||
5475 | if (!netif_running(bp->dev)) | |
5476 | return -ENODEV; | |
5477 | ||
5478 | status_idx = REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD) & 0xffff; | |
5479 | ||
5480 | /* This register is not touched during run-time. */ | |
bf5295bb | 5481 | REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW); |
b6016b76 MC |
5482 | REG_RD(bp, BNX2_HC_COMMAND); |
5483 | ||
5484 | for (i = 0; i < 10; i++) { | |
5485 | if ((REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD) & 0xffff) != | |
5486 | status_idx) { | |
5487 | ||
5488 | break; | |
5489 | } | |
5490 | ||
5491 | msleep_interruptible(10); | |
5492 | } | |
5493 | if (i < 10) | |
5494 | return 0; | |
5495 | ||
5496 | return -ENODEV; | |
5497 | } | |
5498 | ||
38ea3686 | 5499 | /* Determining link for parallel detection. */ |
b2fadeae MC |
5500 | static int |
5501 | bnx2_5706_serdes_has_link(struct bnx2 *bp) | |
5502 | { | |
5503 | u32 mode_ctl, an_dbg, exp; | |
5504 | ||
38ea3686 MC |
5505 | if (bp->phy_flags & BNX2_PHY_FLAG_NO_PARALLEL) |
5506 | return 0; | |
5507 | ||
b2fadeae MC |
5508 | bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_MODE_CTL); |
5509 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &mode_ctl); | |
5510 | ||
5511 | if (!(mode_ctl & MISC_SHDW_MODE_CTL_SIG_DET)) | |
5512 | return 0; | |
5513 | ||
5514 | bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG); | |
5515 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg); | |
5516 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg); | |
5517 | ||
f3014c0c | 5518 | if (an_dbg & (MISC_SHDW_AN_DBG_NOSYNC | MISC_SHDW_AN_DBG_RUDI_INVALID)) |
b2fadeae MC |
5519 | return 0; |
5520 | ||
5521 | bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, MII_EXPAND_REG1); | |
5522 | bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &exp); | |
5523 | bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &exp); | |
5524 | ||
5525 | if (exp & MII_EXPAND_REG1_RUDI_C) /* receiving CONFIG */ | |
5526 | return 0; | |
5527 | ||
5528 | return 1; | |
5529 | } | |
5530 | ||
b6016b76 | 5531 | static void |
48b01e2d | 5532 | bnx2_5706_serdes_timer(struct bnx2 *bp) |
b6016b76 | 5533 | { |
b2fadeae MC |
5534 | int check_link = 1; |
5535 | ||
48b01e2d | 5536 | spin_lock(&bp->phy_lock); |
b2fadeae | 5537 | if (bp->serdes_an_pending) { |
48b01e2d | 5538 | bp->serdes_an_pending--; |
b2fadeae MC |
5539 | check_link = 0; |
5540 | } else if ((bp->link_up == 0) && (bp->autoneg & AUTONEG_SPEED)) { | |
48b01e2d | 5541 | u32 bmcr; |
b6016b76 | 5542 | |
48b01e2d | 5543 | bp->current_interval = bp->timer_interval; |
cd339a0e | 5544 | |
ca58c3af | 5545 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
b6016b76 | 5546 | |
48b01e2d | 5547 | if (bmcr & BMCR_ANENABLE) { |
b2fadeae | 5548 | if (bnx2_5706_serdes_has_link(bp)) { |
48b01e2d MC |
5549 | bmcr &= ~BMCR_ANENABLE; |
5550 | bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX; | |
ca58c3af | 5551 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr); |
583c28e5 | 5552 | bp->phy_flags |= BNX2_PHY_FLAG_PARALLEL_DETECT; |
48b01e2d | 5553 | } |
b6016b76 | 5554 | } |
48b01e2d MC |
5555 | } |
5556 | else if ((bp->link_up) && (bp->autoneg & AUTONEG_SPEED) && | |
583c28e5 | 5557 | (bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT)) { |
48b01e2d | 5558 | u32 phy2; |
b6016b76 | 5559 | |
48b01e2d MC |
5560 | bnx2_write_phy(bp, 0x17, 0x0f01); |
5561 | bnx2_read_phy(bp, 0x15, &phy2); | |
5562 | if (phy2 & 0x20) { | |
5563 | u32 bmcr; | |
cd339a0e | 5564 | |
ca58c3af | 5565 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
48b01e2d | 5566 | bmcr |= BMCR_ANENABLE; |
ca58c3af | 5567 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr); |
b6016b76 | 5568 | |
583c28e5 | 5569 | bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT; |
48b01e2d MC |
5570 | } |
5571 | } else | |
5572 | bp->current_interval = bp->timer_interval; | |
b6016b76 | 5573 | |
a2724e25 | 5574 | if (check_link) { |
b2fadeae MC |
5575 | u32 val; |
5576 | ||
5577 | bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG); | |
5578 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &val); | |
5579 | bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &val); | |
5580 | ||
a2724e25 MC |
5581 | if (bp->link_up && (val & MISC_SHDW_AN_DBG_NOSYNC)) { |
5582 | if (!(bp->phy_flags & BNX2_PHY_FLAG_FORCED_DOWN)) { | |
5583 | bnx2_5706s_force_link_dn(bp, 1); | |
5584 | bp->phy_flags |= BNX2_PHY_FLAG_FORCED_DOWN; | |
5585 | } else | |
5586 | bnx2_set_link(bp); | |
5587 | } else if (!bp->link_up && !(val & MISC_SHDW_AN_DBG_NOSYNC)) | |
5588 | bnx2_set_link(bp); | |
b2fadeae | 5589 | } |
48b01e2d MC |
5590 | spin_unlock(&bp->phy_lock); |
5591 | } | |
b6016b76 | 5592 | |
f8dd064e MC |
5593 | static void |
5594 | bnx2_5708_serdes_timer(struct bnx2 *bp) | |
5595 | { | |
583c28e5 | 5596 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
0d8a6571 MC |
5597 | return; |
5598 | ||
583c28e5 | 5599 | if ((bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) == 0) { |
f8dd064e MC |
5600 | bp->serdes_an_pending = 0; |
5601 | return; | |
5602 | } | |
b6016b76 | 5603 | |
f8dd064e MC |
5604 | spin_lock(&bp->phy_lock); |
5605 | if (bp->serdes_an_pending) | |
5606 | bp->serdes_an_pending--; | |
5607 | else if ((bp->link_up == 0) && (bp->autoneg & AUTONEG_SPEED)) { | |
5608 | u32 bmcr; | |
b6016b76 | 5609 | |
ca58c3af | 5610 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
f8dd064e | 5611 | if (bmcr & BMCR_ANENABLE) { |
605a9e20 | 5612 | bnx2_enable_forced_2g5(bp); |
f8dd064e MC |
5613 | bp->current_interval = SERDES_FORCED_TIMEOUT; |
5614 | } else { | |
605a9e20 | 5615 | bnx2_disable_forced_2g5(bp); |
f8dd064e MC |
5616 | bp->serdes_an_pending = 2; |
5617 | bp->current_interval = bp->timer_interval; | |
b6016b76 | 5618 | } |
b6016b76 | 5619 | |
f8dd064e MC |
5620 | } else |
5621 | bp->current_interval = bp->timer_interval; | |
b6016b76 | 5622 | |
f8dd064e MC |
5623 | spin_unlock(&bp->phy_lock); |
5624 | } | |
5625 | ||
48b01e2d MC |
5626 | static void |
5627 | bnx2_timer(unsigned long data) | |
5628 | { | |
5629 | struct bnx2 *bp = (struct bnx2 *) data; | |
b6016b76 | 5630 | |
48b01e2d MC |
5631 | if (!netif_running(bp->dev)) |
5632 | return; | |
b6016b76 | 5633 | |
48b01e2d MC |
5634 | if (atomic_read(&bp->intr_sem) != 0) |
5635 | goto bnx2_restart_timer; | |
b6016b76 | 5636 | |
df149d70 | 5637 | bnx2_send_heart_beat(bp); |
b6016b76 | 5638 | |
2726d6e1 MC |
5639 | bp->stats_blk->stat_FwRxDrop = |
5640 | bnx2_reg_rd_ind(bp, BNX2_FW_RX_DROP_COUNT); | |
b6016b76 | 5641 | |
02537b06 MC |
5642 | /* workaround occasional corrupted counters */ |
5643 | if (CHIP_NUM(bp) == CHIP_NUM_5708 && bp->stats_ticks) | |
5644 | REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | | |
5645 | BNX2_HC_COMMAND_STATS_NOW); | |
5646 | ||
583c28e5 | 5647 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
f8dd064e MC |
5648 | if (CHIP_NUM(bp) == CHIP_NUM_5706) |
5649 | bnx2_5706_serdes_timer(bp); | |
27a005b8 | 5650 | else |
f8dd064e | 5651 | bnx2_5708_serdes_timer(bp); |
b6016b76 MC |
5652 | } |
5653 | ||
5654 | bnx2_restart_timer: | |
cd339a0e | 5655 | mod_timer(&bp->timer, jiffies + bp->current_interval); |
b6016b76 MC |
5656 | } |
5657 | ||
8e6a72c4 MC |
5658 | static int |
5659 | bnx2_request_irq(struct bnx2 *bp) | |
5660 | { | |
6d866ffc | 5661 | unsigned long flags; |
b4b36042 MC |
5662 | struct bnx2_irq *irq; |
5663 | int rc = 0, i; | |
8e6a72c4 | 5664 | |
f86e82fb | 5665 | if (bp->flags & BNX2_FLAG_USING_MSI_OR_MSIX) |
6d866ffc MC |
5666 | flags = 0; |
5667 | else | |
5668 | flags = IRQF_SHARED; | |
b4b36042 MC |
5669 | |
5670 | for (i = 0; i < bp->irq_nvecs; i++) { | |
5671 | irq = &bp->irq_tbl[i]; | |
c76c0475 | 5672 | rc = request_irq(irq->vector, irq->handler, flags, irq->name, |
f0ea2e63 | 5673 | &bp->bnx2_napi[i]); |
b4b36042 MC |
5674 | if (rc) |
5675 | break; | |
5676 | irq->requested = 1; | |
5677 | } | |
8e6a72c4 MC |
5678 | return rc; |
5679 | } | |
5680 | ||
5681 | static void | |
5682 | bnx2_free_irq(struct bnx2 *bp) | |
5683 | { | |
b4b36042 MC |
5684 | struct bnx2_irq *irq; |
5685 | int i; | |
8e6a72c4 | 5686 | |
b4b36042 MC |
5687 | for (i = 0; i < bp->irq_nvecs; i++) { |
5688 | irq = &bp->irq_tbl[i]; | |
5689 | if (irq->requested) | |
f0ea2e63 | 5690 | free_irq(irq->vector, &bp->bnx2_napi[i]); |
b4b36042 | 5691 | irq->requested = 0; |
6d866ffc | 5692 | } |
f86e82fb | 5693 | if (bp->flags & BNX2_FLAG_USING_MSI) |
b4b36042 | 5694 | pci_disable_msi(bp->pdev); |
f86e82fb | 5695 | else if (bp->flags & BNX2_FLAG_USING_MSIX) |
b4b36042 MC |
5696 | pci_disable_msix(bp->pdev); |
5697 | ||
f86e82fb | 5698 | bp->flags &= ~(BNX2_FLAG_USING_MSI_OR_MSIX | BNX2_FLAG_ONE_SHOT_MSI); |
b4b36042 MC |
5699 | } |
5700 | ||
5701 | static void | |
5e9ad9e1 | 5702 | bnx2_enable_msix(struct bnx2 *bp, int msix_vecs) |
b4b36042 | 5703 | { |
57851d84 MC |
5704 | int i, rc; |
5705 | struct msix_entry msix_ent[BNX2_MAX_MSIX_VEC]; | |
5706 | ||
b4b36042 MC |
5707 | bnx2_setup_msix_tbl(bp); |
5708 | REG_WR(bp, BNX2_PCI_MSIX_CONTROL, BNX2_MAX_MSIX_HW_VEC - 1); | |
5709 | REG_WR(bp, BNX2_PCI_MSIX_TBL_OFF_BIR, BNX2_PCI_GRC_WINDOW2_BASE); | |
5710 | REG_WR(bp, BNX2_PCI_MSIX_PBA_OFF_BIT, BNX2_PCI_GRC_WINDOW3_BASE); | |
57851d84 MC |
5711 | |
5712 | for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) { | |
5713 | msix_ent[i].entry = i; | |
5714 | msix_ent[i].vector = 0; | |
35e9010b MC |
5715 | |
5716 | strcpy(bp->irq_tbl[i].name, bp->dev->name); | |
f0ea2e63 | 5717 | bp->irq_tbl[i].handler = bnx2_msi_1shot; |
57851d84 MC |
5718 | } |
5719 | ||
5720 | rc = pci_enable_msix(bp->pdev, msix_ent, BNX2_MAX_MSIX_VEC); | |
5721 | if (rc != 0) | |
5722 | return; | |
5723 | ||
5e9ad9e1 | 5724 | bp->irq_nvecs = msix_vecs; |
f86e82fb | 5725 | bp->flags |= BNX2_FLAG_USING_MSIX | BNX2_FLAG_ONE_SHOT_MSI; |
57851d84 MC |
5726 | for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) |
5727 | bp->irq_tbl[i].vector = msix_ent[i].vector; | |
6d866ffc MC |
5728 | } |
5729 | ||
5730 | static void | |
5731 | bnx2_setup_int_mode(struct bnx2 *bp, int dis_msi) | |
5732 | { | |
5e9ad9e1 MC |
5733 | int cpus = num_online_cpus(); |
5734 | int msix_vecs = min(cpus + 1, RX_MAX_RSS_RINGS); | |
5735 | ||
6d866ffc MC |
5736 | bp->irq_tbl[0].handler = bnx2_interrupt; |
5737 | strcpy(bp->irq_tbl[0].name, bp->dev->name); | |
b4b36042 MC |
5738 | bp->irq_nvecs = 1; |
5739 | bp->irq_tbl[0].vector = bp->pdev->irq; | |
5740 | ||
5e9ad9e1 MC |
5741 | if ((bp->flags & BNX2_FLAG_MSIX_CAP) && !dis_msi && cpus > 1) |
5742 | bnx2_enable_msix(bp, msix_vecs); | |
6d866ffc | 5743 | |
f86e82fb DM |
5744 | if ((bp->flags & BNX2_FLAG_MSI_CAP) && !dis_msi && |
5745 | !(bp->flags & BNX2_FLAG_USING_MSIX)) { | |
6d866ffc | 5746 | if (pci_enable_msi(bp->pdev) == 0) { |
f86e82fb | 5747 | bp->flags |= BNX2_FLAG_USING_MSI; |
6d866ffc | 5748 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
f86e82fb | 5749 | bp->flags |= BNX2_FLAG_ONE_SHOT_MSI; |
6d866ffc MC |
5750 | bp->irq_tbl[0].handler = bnx2_msi_1shot; |
5751 | } else | |
5752 | bp->irq_tbl[0].handler = bnx2_msi; | |
b4b36042 MC |
5753 | |
5754 | bp->irq_tbl[0].vector = bp->pdev->irq; | |
6d866ffc MC |
5755 | } |
5756 | } | |
35e9010b | 5757 | bp->num_tx_rings = 1; |
5e9ad9e1 | 5758 | bp->num_rx_rings = bp->irq_nvecs; |
8e6a72c4 MC |
5759 | } |
5760 | ||
b6016b76 MC |
5761 | /* Called with rtnl_lock */ |
5762 | static int | |
5763 | bnx2_open(struct net_device *dev) | |
5764 | { | |
972ec0d4 | 5765 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
5766 | int rc; |
5767 | ||
1b2f922f MC |
5768 | netif_carrier_off(dev); |
5769 | ||
829ca9a3 | 5770 | bnx2_set_power_state(bp, PCI_D0); |
b6016b76 MC |
5771 | bnx2_disable_int(bp); |
5772 | ||
35e9010b MC |
5773 | bnx2_setup_int_mode(bp, disable_msi); |
5774 | bnx2_napi_enable(bp); | |
b6016b76 | 5775 | rc = bnx2_alloc_mem(bp); |
2739a8bb MC |
5776 | if (rc) |
5777 | goto open_err; | |
b6016b76 | 5778 | |
8e6a72c4 | 5779 | rc = bnx2_request_irq(bp); |
2739a8bb MC |
5780 | if (rc) |
5781 | goto open_err; | |
b6016b76 | 5782 | |
9a120bc5 | 5783 | rc = bnx2_init_nic(bp, 1); |
2739a8bb MC |
5784 | if (rc) |
5785 | goto open_err; | |
6aa20a22 | 5786 | |
cd339a0e | 5787 | mod_timer(&bp->timer, jiffies + bp->current_interval); |
b6016b76 MC |
5788 | |
5789 | atomic_set(&bp->intr_sem, 0); | |
5790 | ||
5791 | bnx2_enable_int(bp); | |
5792 | ||
f86e82fb | 5793 | if (bp->flags & BNX2_FLAG_USING_MSI) { |
b6016b76 MC |
5794 | /* Test MSI to make sure it is working |
5795 | * If MSI test fails, go back to INTx mode | |
5796 | */ | |
5797 | if (bnx2_test_intr(bp) != 0) { | |
5798 | printk(KERN_WARNING PFX "%s: No interrupt was generated" | |
5799 | " using MSI, switching to INTx mode. Please" | |
5800 | " report this failure to the PCI maintainer" | |
5801 | " and include system chipset information.\n", | |
5802 | bp->dev->name); | |
5803 | ||
5804 | bnx2_disable_int(bp); | |
8e6a72c4 | 5805 | bnx2_free_irq(bp); |
b6016b76 | 5806 | |
6d866ffc MC |
5807 | bnx2_setup_int_mode(bp, 1); |
5808 | ||
9a120bc5 | 5809 | rc = bnx2_init_nic(bp, 0); |
b6016b76 | 5810 | |
8e6a72c4 MC |
5811 | if (!rc) |
5812 | rc = bnx2_request_irq(bp); | |
5813 | ||
b6016b76 | 5814 | if (rc) { |
b6016b76 | 5815 | del_timer_sync(&bp->timer); |
2739a8bb | 5816 | goto open_err; |
b6016b76 MC |
5817 | } |
5818 | bnx2_enable_int(bp); | |
5819 | } | |
5820 | } | |
f86e82fb | 5821 | if (bp->flags & BNX2_FLAG_USING_MSI) |
b6016b76 | 5822 | printk(KERN_INFO PFX "%s: using MSI\n", dev->name); |
f86e82fb | 5823 | else if (bp->flags & BNX2_FLAG_USING_MSIX) |
57851d84 | 5824 | printk(KERN_INFO PFX "%s: using MSIX\n", dev->name); |
b6016b76 MC |
5825 | |
5826 | netif_start_queue(dev); | |
5827 | ||
5828 | return 0; | |
2739a8bb MC |
5829 | |
5830 | open_err: | |
5831 | bnx2_napi_disable(bp); | |
5832 | bnx2_free_skbs(bp); | |
5833 | bnx2_free_irq(bp); | |
5834 | bnx2_free_mem(bp); | |
5835 | return rc; | |
b6016b76 MC |
5836 | } |
5837 | ||
5838 | static void | |
c4028958 | 5839 | bnx2_reset_task(struct work_struct *work) |
b6016b76 | 5840 | { |
c4028958 | 5841 | struct bnx2 *bp = container_of(work, struct bnx2, reset_task); |
b6016b76 | 5842 | |
afdc08b9 MC |
5843 | if (!netif_running(bp->dev)) |
5844 | return; | |
5845 | ||
b6016b76 MC |
5846 | bnx2_netif_stop(bp); |
5847 | ||
9a120bc5 | 5848 | bnx2_init_nic(bp, 1); |
b6016b76 MC |
5849 | |
5850 | atomic_set(&bp->intr_sem, 1); | |
5851 | bnx2_netif_start(bp); | |
5852 | } | |
5853 | ||
5854 | static void | |
5855 | bnx2_tx_timeout(struct net_device *dev) | |
5856 | { | |
972ec0d4 | 5857 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
5858 | |
5859 | /* This allows the netif to be shutdown gracefully before resetting */ | |
5860 | schedule_work(&bp->reset_task); | |
5861 | } | |
5862 | ||
5863 | #ifdef BCM_VLAN | |
5864 | /* Called with rtnl_lock */ | |
5865 | static void | |
5866 | bnx2_vlan_rx_register(struct net_device *dev, struct vlan_group *vlgrp) | |
5867 | { | |
972ec0d4 | 5868 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
5869 | |
5870 | bnx2_netif_stop(bp); | |
5871 | ||
5872 | bp->vlgrp = vlgrp; | |
5873 | bnx2_set_rx_mode(dev); | |
5874 | ||
5875 | bnx2_netif_start(bp); | |
5876 | } | |
b6016b76 MC |
5877 | #endif |
5878 | ||
932ff279 | 5879 | /* Called with netif_tx_lock. |
2f8af120 MC |
5880 | * bnx2_tx_int() runs without netif_tx_lock unless it needs to call |
5881 | * netif_wake_queue(). | |
b6016b76 MC |
5882 | */ |
5883 | static int | |
5884 | bnx2_start_xmit(struct sk_buff *skb, struct net_device *dev) | |
5885 | { | |
972ec0d4 | 5886 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
5887 | dma_addr_t mapping; |
5888 | struct tx_bd *txbd; | |
5889 | struct sw_bd *tx_buf; | |
5890 | u32 len, vlan_tag_flags, last_frag, mss; | |
5891 | u16 prod, ring_prod; | |
5892 | int i; | |
35e9010b MC |
5893 | struct bnx2_napi *bnapi = &bp->bnx2_napi[0]; |
5894 | struct bnx2_tx_ring_info *txr = &bnapi->tx_ring; | |
b6016b76 | 5895 | |
35e9010b | 5896 | if (unlikely(bnx2_tx_avail(bp, txr) < |
a550c99b | 5897 | (skb_shinfo(skb)->nr_frags + 1))) { |
b6016b76 MC |
5898 | netif_stop_queue(dev); |
5899 | printk(KERN_ERR PFX "%s: BUG! Tx ring full when queue awake!\n", | |
5900 | dev->name); | |
5901 | ||
5902 | return NETDEV_TX_BUSY; | |
5903 | } | |
5904 | len = skb_headlen(skb); | |
35e9010b | 5905 | prod = txr->tx_prod; |
b6016b76 MC |
5906 | ring_prod = TX_RING_IDX(prod); |
5907 | ||
5908 | vlan_tag_flags = 0; | |
84fa7933 | 5909 | if (skb->ip_summed == CHECKSUM_PARTIAL) { |
b6016b76 MC |
5910 | vlan_tag_flags |= TX_BD_FLAGS_TCP_UDP_CKSUM; |
5911 | } | |
5912 | ||
79ea13ce | 5913 | if (bp->vlgrp && vlan_tx_tag_present(skb)) { |
b6016b76 MC |
5914 | vlan_tag_flags |= |
5915 | (TX_BD_FLAGS_VLAN_TAG | (vlan_tx_tag_get(skb) << 16)); | |
5916 | } | |
fde82055 | 5917 | if ((mss = skb_shinfo(skb)->gso_size)) { |
b6016b76 | 5918 | u32 tcp_opt_len, ip_tcp_len; |
eddc9ec5 | 5919 | struct iphdr *iph; |
b6016b76 | 5920 | |
b6016b76 MC |
5921 | vlan_tag_flags |= TX_BD_FLAGS_SW_LSO; |
5922 | ||
4666f87a MC |
5923 | tcp_opt_len = tcp_optlen(skb); |
5924 | ||
5925 | if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6) { | |
5926 | u32 tcp_off = skb_transport_offset(skb) - | |
5927 | sizeof(struct ipv6hdr) - ETH_HLEN; | |
ab6a5bb6 | 5928 | |
4666f87a MC |
5929 | vlan_tag_flags |= ((tcp_opt_len >> 2) << 8) | |
5930 | TX_BD_FLAGS_SW_FLAGS; | |
5931 | if (likely(tcp_off == 0)) | |
5932 | vlan_tag_flags &= ~TX_BD_FLAGS_TCP6_OFF0_MSK; | |
5933 | else { | |
5934 | tcp_off >>= 3; | |
5935 | vlan_tag_flags |= ((tcp_off & 0x3) << | |
5936 | TX_BD_FLAGS_TCP6_OFF0_SHL) | | |
5937 | ((tcp_off & 0x10) << | |
5938 | TX_BD_FLAGS_TCP6_OFF4_SHL); | |
5939 | mss |= (tcp_off & 0xc) << TX_BD_TCP6_OFF2_SHL; | |
5940 | } | |
5941 | } else { | |
5942 | if (skb_header_cloned(skb) && | |
5943 | pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) { | |
5944 | dev_kfree_skb(skb); | |
5945 | return NETDEV_TX_OK; | |
5946 | } | |
b6016b76 | 5947 | |
4666f87a MC |
5948 | ip_tcp_len = ip_hdrlen(skb) + sizeof(struct tcphdr); |
5949 | ||
5950 | iph = ip_hdr(skb); | |
5951 | iph->check = 0; | |
5952 | iph->tot_len = htons(mss + ip_tcp_len + tcp_opt_len); | |
5953 | tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr, | |
5954 | iph->daddr, 0, | |
5955 | IPPROTO_TCP, | |
5956 | 0); | |
5957 | if (tcp_opt_len || (iph->ihl > 5)) { | |
5958 | vlan_tag_flags |= ((iph->ihl - 5) + | |
5959 | (tcp_opt_len >> 2)) << 8; | |
5960 | } | |
b6016b76 | 5961 | } |
4666f87a | 5962 | } else |
b6016b76 | 5963 | mss = 0; |
b6016b76 MC |
5964 | |
5965 | mapping = pci_map_single(bp->pdev, skb->data, len, PCI_DMA_TODEVICE); | |
6aa20a22 | 5966 | |
35e9010b | 5967 | tx_buf = &txr->tx_buf_ring[ring_prod]; |
b6016b76 MC |
5968 | tx_buf->skb = skb; |
5969 | pci_unmap_addr_set(tx_buf, mapping, mapping); | |
5970 | ||
35e9010b | 5971 | txbd = &txr->tx_desc_ring[ring_prod]; |
b6016b76 MC |
5972 | |
5973 | txbd->tx_bd_haddr_hi = (u64) mapping >> 32; | |
5974 | txbd->tx_bd_haddr_lo = (u64) mapping & 0xffffffff; | |
5975 | txbd->tx_bd_mss_nbytes = len | (mss << 16); | |
5976 | txbd->tx_bd_vlan_tag_flags = vlan_tag_flags | TX_BD_FLAGS_START; | |
5977 | ||
5978 | last_frag = skb_shinfo(skb)->nr_frags; | |
5979 | ||
5980 | for (i = 0; i < last_frag; i++) { | |
5981 | skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; | |
5982 | ||
5983 | prod = NEXT_TX_BD(prod); | |
5984 | ring_prod = TX_RING_IDX(prod); | |
35e9010b | 5985 | txbd = &txr->tx_desc_ring[ring_prod]; |
b6016b76 MC |
5986 | |
5987 | len = frag->size; | |
5988 | mapping = pci_map_page(bp->pdev, frag->page, frag->page_offset, | |
5989 | len, PCI_DMA_TODEVICE); | |
35e9010b | 5990 | pci_unmap_addr_set(&txr->tx_buf_ring[ring_prod], |
b6016b76 MC |
5991 | mapping, mapping); |
5992 | ||
5993 | txbd->tx_bd_haddr_hi = (u64) mapping >> 32; | |
5994 | txbd->tx_bd_haddr_lo = (u64) mapping & 0xffffffff; | |
5995 | txbd->tx_bd_mss_nbytes = len | (mss << 16); | |
5996 | txbd->tx_bd_vlan_tag_flags = vlan_tag_flags; | |
5997 | ||
5998 | } | |
5999 | txbd->tx_bd_vlan_tag_flags |= TX_BD_FLAGS_END; | |
6000 | ||
6001 | prod = NEXT_TX_BD(prod); | |
35e9010b | 6002 | txr->tx_prod_bseq += skb->len; |
b6016b76 | 6003 | |
35e9010b MC |
6004 | REG_WR16(bp, txr->tx_bidx_addr, prod); |
6005 | REG_WR(bp, txr->tx_bseq_addr, txr->tx_prod_bseq); | |
b6016b76 MC |
6006 | |
6007 | mmiowb(); | |
6008 | ||
35e9010b | 6009 | txr->tx_prod = prod; |
b6016b76 MC |
6010 | dev->trans_start = jiffies; |
6011 | ||
35e9010b | 6012 | if (unlikely(bnx2_tx_avail(bp, txr) <= MAX_SKB_FRAGS)) { |
e89bbf10 | 6013 | netif_stop_queue(dev); |
35e9010b | 6014 | if (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh) |
e89bbf10 | 6015 | netif_wake_queue(dev); |
b6016b76 MC |
6016 | } |
6017 | ||
6018 | return NETDEV_TX_OK; | |
6019 | } | |
6020 | ||
6021 | /* Called with rtnl_lock */ | |
6022 | static int | |
6023 | bnx2_close(struct net_device *dev) | |
6024 | { | |
972ec0d4 | 6025 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6026 | u32 reset_code; |
6027 | ||
4bb073c0 | 6028 | cancel_work_sync(&bp->reset_task); |
afdc08b9 | 6029 | |
bea3348e | 6030 | bnx2_disable_int_sync(bp); |
35efa7c1 | 6031 | bnx2_napi_disable(bp); |
b6016b76 | 6032 | del_timer_sync(&bp->timer); |
f86e82fb | 6033 | if (bp->flags & BNX2_FLAG_NO_WOL) |
6c4f095e | 6034 | reset_code = BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN; |
dda1e390 | 6035 | else if (bp->wol) |
b6016b76 MC |
6036 | reset_code = BNX2_DRV_MSG_CODE_SUSPEND_WOL; |
6037 | else | |
6038 | reset_code = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL; | |
6039 | bnx2_reset_chip(bp, reset_code); | |
8e6a72c4 | 6040 | bnx2_free_irq(bp); |
b6016b76 MC |
6041 | bnx2_free_skbs(bp); |
6042 | bnx2_free_mem(bp); | |
6043 | bp->link_up = 0; | |
6044 | netif_carrier_off(bp->dev); | |
829ca9a3 | 6045 | bnx2_set_power_state(bp, PCI_D3hot); |
b6016b76 MC |
6046 | return 0; |
6047 | } | |
6048 | ||
6049 | #define GET_NET_STATS64(ctr) \ | |
6050 | (unsigned long) ((unsigned long) (ctr##_hi) << 32) + \ | |
6051 | (unsigned long) (ctr##_lo) | |
6052 | ||
6053 | #define GET_NET_STATS32(ctr) \ | |
6054 | (ctr##_lo) | |
6055 | ||
6056 | #if (BITS_PER_LONG == 64) | |
6057 | #define GET_NET_STATS GET_NET_STATS64 | |
6058 | #else | |
6059 | #define GET_NET_STATS GET_NET_STATS32 | |
6060 | #endif | |
6061 | ||
6062 | static struct net_device_stats * | |
6063 | bnx2_get_stats(struct net_device *dev) | |
6064 | { | |
972ec0d4 | 6065 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6066 | struct statistics_block *stats_blk = bp->stats_blk; |
6067 | struct net_device_stats *net_stats = &bp->net_stats; | |
6068 | ||
6069 | if (bp->stats_blk == NULL) { | |
6070 | return net_stats; | |
6071 | } | |
6072 | net_stats->rx_packets = | |
6073 | GET_NET_STATS(stats_blk->stat_IfHCInUcastPkts) + | |
6074 | GET_NET_STATS(stats_blk->stat_IfHCInMulticastPkts) + | |
6075 | GET_NET_STATS(stats_blk->stat_IfHCInBroadcastPkts); | |
6076 | ||
6077 | net_stats->tx_packets = | |
6078 | GET_NET_STATS(stats_blk->stat_IfHCOutUcastPkts) + | |
6079 | GET_NET_STATS(stats_blk->stat_IfHCOutMulticastPkts) + | |
6080 | GET_NET_STATS(stats_blk->stat_IfHCOutBroadcastPkts); | |
6081 | ||
6082 | net_stats->rx_bytes = | |
6083 | GET_NET_STATS(stats_blk->stat_IfHCInOctets); | |
6084 | ||
6085 | net_stats->tx_bytes = | |
6086 | GET_NET_STATS(stats_blk->stat_IfHCOutOctets); | |
6087 | ||
6aa20a22 | 6088 | net_stats->multicast = |
b6016b76 MC |
6089 | GET_NET_STATS(stats_blk->stat_IfHCOutMulticastPkts); |
6090 | ||
6aa20a22 | 6091 | net_stats->collisions = |
b6016b76 MC |
6092 | (unsigned long) stats_blk->stat_EtherStatsCollisions; |
6093 | ||
6aa20a22 | 6094 | net_stats->rx_length_errors = |
b6016b76 MC |
6095 | (unsigned long) (stats_blk->stat_EtherStatsUndersizePkts + |
6096 | stats_blk->stat_EtherStatsOverrsizePkts); | |
6097 | ||
6aa20a22 | 6098 | net_stats->rx_over_errors = |
b6016b76 MC |
6099 | (unsigned long) stats_blk->stat_IfInMBUFDiscards; |
6100 | ||
6aa20a22 | 6101 | net_stats->rx_frame_errors = |
b6016b76 MC |
6102 | (unsigned long) stats_blk->stat_Dot3StatsAlignmentErrors; |
6103 | ||
6aa20a22 | 6104 | net_stats->rx_crc_errors = |
b6016b76 MC |
6105 | (unsigned long) stats_blk->stat_Dot3StatsFCSErrors; |
6106 | ||
6107 | net_stats->rx_errors = net_stats->rx_length_errors + | |
6108 | net_stats->rx_over_errors + net_stats->rx_frame_errors + | |
6109 | net_stats->rx_crc_errors; | |
6110 | ||
6111 | net_stats->tx_aborted_errors = | |
6112 | (unsigned long) (stats_blk->stat_Dot3StatsExcessiveCollisions + | |
6113 | stats_blk->stat_Dot3StatsLateCollisions); | |
6114 | ||
5b0c76ad MC |
6115 | if ((CHIP_NUM(bp) == CHIP_NUM_5706) || |
6116 | (CHIP_ID(bp) == CHIP_ID_5708_A0)) | |
b6016b76 MC |
6117 | net_stats->tx_carrier_errors = 0; |
6118 | else { | |
6119 | net_stats->tx_carrier_errors = | |
6120 | (unsigned long) | |
6121 | stats_blk->stat_Dot3StatsCarrierSenseErrors; | |
6122 | } | |
6123 | ||
6124 | net_stats->tx_errors = | |
6aa20a22 | 6125 | (unsigned long) |
b6016b76 MC |
6126 | stats_blk->stat_emac_tx_stat_dot3statsinternalmactransmiterrors |
6127 | + | |
6128 | net_stats->tx_aborted_errors + | |
6129 | net_stats->tx_carrier_errors; | |
6130 | ||
cea94db9 MC |
6131 | net_stats->rx_missed_errors = |
6132 | (unsigned long) (stats_blk->stat_IfInMBUFDiscards + | |
6133 | stats_blk->stat_FwRxDrop); | |
6134 | ||
b6016b76 MC |
6135 | return net_stats; |
6136 | } | |
6137 | ||
6138 | /* All ethtool functions called with rtnl_lock */ | |
6139 | ||
6140 | static int | |
6141 | bnx2_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
6142 | { | |
972ec0d4 | 6143 | struct bnx2 *bp = netdev_priv(dev); |
7b6b8347 | 6144 | int support_serdes = 0, support_copper = 0; |
b6016b76 MC |
6145 | |
6146 | cmd->supported = SUPPORTED_Autoneg; | |
583c28e5 | 6147 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) { |
7b6b8347 MC |
6148 | support_serdes = 1; |
6149 | support_copper = 1; | |
6150 | } else if (bp->phy_port == PORT_FIBRE) | |
6151 | support_serdes = 1; | |
6152 | else | |
6153 | support_copper = 1; | |
6154 | ||
6155 | if (support_serdes) { | |
b6016b76 MC |
6156 | cmd->supported |= SUPPORTED_1000baseT_Full | |
6157 | SUPPORTED_FIBRE; | |
583c28e5 | 6158 | if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) |
605a9e20 | 6159 | cmd->supported |= SUPPORTED_2500baseX_Full; |
b6016b76 | 6160 | |
b6016b76 | 6161 | } |
7b6b8347 | 6162 | if (support_copper) { |
b6016b76 MC |
6163 | cmd->supported |= SUPPORTED_10baseT_Half | |
6164 | SUPPORTED_10baseT_Full | | |
6165 | SUPPORTED_100baseT_Half | | |
6166 | SUPPORTED_100baseT_Full | | |
6167 | SUPPORTED_1000baseT_Full | | |
6168 | SUPPORTED_TP; | |
6169 | ||
b6016b76 MC |
6170 | } |
6171 | ||
7b6b8347 MC |
6172 | spin_lock_bh(&bp->phy_lock); |
6173 | cmd->port = bp->phy_port; | |
b6016b76 MC |
6174 | cmd->advertising = bp->advertising; |
6175 | ||
6176 | if (bp->autoneg & AUTONEG_SPEED) { | |
6177 | cmd->autoneg = AUTONEG_ENABLE; | |
6178 | } | |
6179 | else { | |
6180 | cmd->autoneg = AUTONEG_DISABLE; | |
6181 | } | |
6182 | ||
6183 | if (netif_carrier_ok(dev)) { | |
6184 | cmd->speed = bp->line_speed; | |
6185 | cmd->duplex = bp->duplex; | |
6186 | } | |
6187 | else { | |
6188 | cmd->speed = -1; | |
6189 | cmd->duplex = -1; | |
6190 | } | |
7b6b8347 | 6191 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
6192 | |
6193 | cmd->transceiver = XCVR_INTERNAL; | |
6194 | cmd->phy_address = bp->phy_addr; | |
6195 | ||
6196 | return 0; | |
6197 | } | |
6aa20a22 | 6198 | |
b6016b76 MC |
6199 | static int |
6200 | bnx2_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
6201 | { | |
972ec0d4 | 6202 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6203 | u8 autoneg = bp->autoneg; |
6204 | u8 req_duplex = bp->req_duplex; | |
6205 | u16 req_line_speed = bp->req_line_speed; | |
6206 | u32 advertising = bp->advertising; | |
7b6b8347 MC |
6207 | int err = -EINVAL; |
6208 | ||
6209 | spin_lock_bh(&bp->phy_lock); | |
6210 | ||
6211 | if (cmd->port != PORT_TP && cmd->port != PORT_FIBRE) | |
6212 | goto err_out_unlock; | |
6213 | ||
583c28e5 MC |
6214 | if (cmd->port != bp->phy_port && |
6215 | !(bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)) | |
7b6b8347 | 6216 | goto err_out_unlock; |
b6016b76 MC |
6217 | |
6218 | if (cmd->autoneg == AUTONEG_ENABLE) { | |
6219 | autoneg |= AUTONEG_SPEED; | |
6220 | ||
6aa20a22 | 6221 | cmd->advertising &= ETHTOOL_ALL_COPPER_SPEED; |
b6016b76 MC |
6222 | |
6223 | /* allow advertising 1 speed */ | |
6224 | if ((cmd->advertising == ADVERTISED_10baseT_Half) || | |
6225 | (cmd->advertising == ADVERTISED_10baseT_Full) || | |
6226 | (cmd->advertising == ADVERTISED_100baseT_Half) || | |
6227 | (cmd->advertising == ADVERTISED_100baseT_Full)) { | |
6228 | ||
7b6b8347 MC |
6229 | if (cmd->port == PORT_FIBRE) |
6230 | goto err_out_unlock; | |
b6016b76 MC |
6231 | |
6232 | advertising = cmd->advertising; | |
6233 | ||
27a005b8 | 6234 | } else if (cmd->advertising == ADVERTISED_2500baseX_Full) { |
583c28e5 | 6235 | if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) || |
7b6b8347 MC |
6236 | (cmd->port == PORT_TP)) |
6237 | goto err_out_unlock; | |
6238 | } else if (cmd->advertising == ADVERTISED_1000baseT_Full) | |
b6016b76 | 6239 | advertising = cmd->advertising; |
7b6b8347 MC |
6240 | else if (cmd->advertising == ADVERTISED_1000baseT_Half) |
6241 | goto err_out_unlock; | |
b6016b76 | 6242 | else { |
7b6b8347 | 6243 | if (cmd->port == PORT_FIBRE) |
b6016b76 | 6244 | advertising = ETHTOOL_ALL_FIBRE_SPEED; |
7b6b8347 | 6245 | else |
b6016b76 | 6246 | advertising = ETHTOOL_ALL_COPPER_SPEED; |
b6016b76 MC |
6247 | } |
6248 | advertising |= ADVERTISED_Autoneg; | |
6249 | } | |
6250 | else { | |
7b6b8347 | 6251 | if (cmd->port == PORT_FIBRE) { |
80be4434 MC |
6252 | if ((cmd->speed != SPEED_1000 && |
6253 | cmd->speed != SPEED_2500) || | |
6254 | (cmd->duplex != DUPLEX_FULL)) | |
7b6b8347 | 6255 | goto err_out_unlock; |
80be4434 MC |
6256 | |
6257 | if (cmd->speed == SPEED_2500 && | |
583c28e5 | 6258 | !(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)) |
7b6b8347 | 6259 | goto err_out_unlock; |
b6016b76 | 6260 | } |
7b6b8347 MC |
6261 | else if (cmd->speed == SPEED_1000 || cmd->speed == SPEED_2500) |
6262 | goto err_out_unlock; | |
6263 | ||
b6016b76 MC |
6264 | autoneg &= ~AUTONEG_SPEED; |
6265 | req_line_speed = cmd->speed; | |
6266 | req_duplex = cmd->duplex; | |
6267 | advertising = 0; | |
6268 | } | |
6269 | ||
6270 | bp->autoneg = autoneg; | |
6271 | bp->advertising = advertising; | |
6272 | bp->req_line_speed = req_line_speed; | |
6273 | bp->req_duplex = req_duplex; | |
6274 | ||
7b6b8347 | 6275 | err = bnx2_setup_phy(bp, cmd->port); |
b6016b76 | 6276 | |
7b6b8347 | 6277 | err_out_unlock: |
c770a65c | 6278 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 | 6279 | |
7b6b8347 | 6280 | return err; |
b6016b76 MC |
6281 | } |
6282 | ||
6283 | static void | |
6284 | bnx2_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info) | |
6285 | { | |
972ec0d4 | 6286 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6287 | |
6288 | strcpy(info->driver, DRV_MODULE_NAME); | |
6289 | strcpy(info->version, DRV_MODULE_VERSION); | |
6290 | strcpy(info->bus_info, pci_name(bp->pdev)); | |
58fc2ea4 | 6291 | strcpy(info->fw_version, bp->fw_version); |
b6016b76 MC |
6292 | } |
6293 | ||
244ac4f4 MC |
6294 | #define BNX2_REGDUMP_LEN (32 * 1024) |
6295 | ||
6296 | static int | |
6297 | bnx2_get_regs_len(struct net_device *dev) | |
6298 | { | |
6299 | return BNX2_REGDUMP_LEN; | |
6300 | } | |
6301 | ||
6302 | static void | |
6303 | bnx2_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *_p) | |
6304 | { | |
6305 | u32 *p = _p, i, offset; | |
6306 | u8 *orig_p = _p; | |
6307 | struct bnx2 *bp = netdev_priv(dev); | |
6308 | u32 reg_boundaries[] = { 0x0000, 0x0098, 0x0400, 0x045c, | |
6309 | 0x0800, 0x0880, 0x0c00, 0x0c10, | |
6310 | 0x0c30, 0x0d08, 0x1000, 0x101c, | |
6311 | 0x1040, 0x1048, 0x1080, 0x10a4, | |
6312 | 0x1400, 0x1490, 0x1498, 0x14f0, | |
6313 | 0x1500, 0x155c, 0x1580, 0x15dc, | |
6314 | 0x1600, 0x1658, 0x1680, 0x16d8, | |
6315 | 0x1800, 0x1820, 0x1840, 0x1854, | |
6316 | 0x1880, 0x1894, 0x1900, 0x1984, | |
6317 | 0x1c00, 0x1c0c, 0x1c40, 0x1c54, | |
6318 | 0x1c80, 0x1c94, 0x1d00, 0x1d84, | |
6319 | 0x2000, 0x2030, 0x23c0, 0x2400, | |
6320 | 0x2800, 0x2820, 0x2830, 0x2850, | |
6321 | 0x2b40, 0x2c10, 0x2fc0, 0x3058, | |
6322 | 0x3c00, 0x3c94, 0x4000, 0x4010, | |
6323 | 0x4080, 0x4090, 0x43c0, 0x4458, | |
6324 | 0x4c00, 0x4c18, 0x4c40, 0x4c54, | |
6325 | 0x4fc0, 0x5010, 0x53c0, 0x5444, | |
6326 | 0x5c00, 0x5c18, 0x5c80, 0x5c90, | |
6327 | 0x5fc0, 0x6000, 0x6400, 0x6428, | |
6328 | 0x6800, 0x6848, 0x684c, 0x6860, | |
6329 | 0x6888, 0x6910, 0x8000 }; | |
6330 | ||
6331 | regs->version = 0; | |
6332 | ||
6333 | memset(p, 0, BNX2_REGDUMP_LEN); | |
6334 | ||
6335 | if (!netif_running(bp->dev)) | |
6336 | return; | |
6337 | ||
6338 | i = 0; | |
6339 | offset = reg_boundaries[0]; | |
6340 | p += offset; | |
6341 | while (offset < BNX2_REGDUMP_LEN) { | |
6342 | *p++ = REG_RD(bp, offset); | |
6343 | offset += 4; | |
6344 | if (offset == reg_boundaries[i + 1]) { | |
6345 | offset = reg_boundaries[i + 2]; | |
6346 | p = (u32 *) (orig_p + offset); | |
6347 | i += 2; | |
6348 | } | |
6349 | } | |
6350 | } | |
6351 | ||
b6016b76 MC |
6352 | static void |
6353 | bnx2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
6354 | { | |
972ec0d4 | 6355 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 | 6356 | |
f86e82fb | 6357 | if (bp->flags & BNX2_FLAG_NO_WOL) { |
b6016b76 MC |
6358 | wol->supported = 0; |
6359 | wol->wolopts = 0; | |
6360 | } | |
6361 | else { | |
6362 | wol->supported = WAKE_MAGIC; | |
6363 | if (bp->wol) | |
6364 | wol->wolopts = WAKE_MAGIC; | |
6365 | else | |
6366 | wol->wolopts = 0; | |
6367 | } | |
6368 | memset(&wol->sopass, 0, sizeof(wol->sopass)); | |
6369 | } | |
6370 | ||
6371 | static int | |
6372 | bnx2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
6373 | { | |
972ec0d4 | 6374 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6375 | |
6376 | if (wol->wolopts & ~WAKE_MAGIC) | |
6377 | return -EINVAL; | |
6378 | ||
6379 | if (wol->wolopts & WAKE_MAGIC) { | |
f86e82fb | 6380 | if (bp->flags & BNX2_FLAG_NO_WOL) |
b6016b76 MC |
6381 | return -EINVAL; |
6382 | ||
6383 | bp->wol = 1; | |
6384 | } | |
6385 | else { | |
6386 | bp->wol = 0; | |
6387 | } | |
6388 | return 0; | |
6389 | } | |
6390 | ||
6391 | static int | |
6392 | bnx2_nway_reset(struct net_device *dev) | |
6393 | { | |
972ec0d4 | 6394 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6395 | u32 bmcr; |
6396 | ||
6397 | if (!(bp->autoneg & AUTONEG_SPEED)) { | |
6398 | return -EINVAL; | |
6399 | } | |
6400 | ||
c770a65c | 6401 | spin_lock_bh(&bp->phy_lock); |
b6016b76 | 6402 | |
583c28e5 | 6403 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) { |
7b6b8347 MC |
6404 | int rc; |
6405 | ||
6406 | rc = bnx2_setup_remote_phy(bp, bp->phy_port); | |
6407 | spin_unlock_bh(&bp->phy_lock); | |
6408 | return rc; | |
6409 | } | |
6410 | ||
b6016b76 | 6411 | /* Force a link down visible on the other side */ |
583c28e5 | 6412 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
ca58c3af | 6413 | bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK); |
c770a65c | 6414 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
6415 | |
6416 | msleep(20); | |
6417 | ||
c770a65c | 6418 | spin_lock_bh(&bp->phy_lock); |
f8dd064e MC |
6419 | |
6420 | bp->current_interval = SERDES_AN_TIMEOUT; | |
6421 | bp->serdes_an_pending = 1; | |
6422 | mod_timer(&bp->timer, jiffies + bp->current_interval); | |
b6016b76 MC |
6423 | } |
6424 | ||
ca58c3af | 6425 | bnx2_read_phy(bp, bp->mii_bmcr, &bmcr); |
b6016b76 | 6426 | bmcr &= ~BMCR_LOOPBACK; |
ca58c3af | 6427 | bnx2_write_phy(bp, bp->mii_bmcr, bmcr | BMCR_ANRESTART | BMCR_ANENABLE); |
b6016b76 | 6428 | |
c770a65c | 6429 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
6430 | |
6431 | return 0; | |
6432 | } | |
6433 | ||
6434 | static int | |
6435 | bnx2_get_eeprom_len(struct net_device *dev) | |
6436 | { | |
972ec0d4 | 6437 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 | 6438 | |
1122db71 | 6439 | if (bp->flash_info == NULL) |
b6016b76 MC |
6440 | return 0; |
6441 | ||
1122db71 | 6442 | return (int) bp->flash_size; |
b6016b76 MC |
6443 | } |
6444 | ||
6445 | static int | |
6446 | bnx2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, | |
6447 | u8 *eebuf) | |
6448 | { | |
972ec0d4 | 6449 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6450 | int rc; |
6451 | ||
1064e944 | 6452 | /* parameters already validated in ethtool_get_eeprom */ |
b6016b76 MC |
6453 | |
6454 | rc = bnx2_nvram_read(bp, eeprom->offset, eebuf, eeprom->len); | |
6455 | ||
6456 | return rc; | |
6457 | } | |
6458 | ||
6459 | static int | |
6460 | bnx2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, | |
6461 | u8 *eebuf) | |
6462 | { | |
972ec0d4 | 6463 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6464 | int rc; |
6465 | ||
1064e944 | 6466 | /* parameters already validated in ethtool_set_eeprom */ |
b6016b76 MC |
6467 | |
6468 | rc = bnx2_nvram_write(bp, eeprom->offset, eebuf, eeprom->len); | |
6469 | ||
6470 | return rc; | |
6471 | } | |
6472 | ||
6473 | static int | |
6474 | bnx2_get_coalesce(struct net_device *dev, struct ethtool_coalesce *coal) | |
6475 | { | |
972ec0d4 | 6476 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6477 | |
6478 | memset(coal, 0, sizeof(struct ethtool_coalesce)); | |
6479 | ||
6480 | coal->rx_coalesce_usecs = bp->rx_ticks; | |
6481 | coal->rx_max_coalesced_frames = bp->rx_quick_cons_trip; | |
6482 | coal->rx_coalesce_usecs_irq = bp->rx_ticks_int; | |
6483 | coal->rx_max_coalesced_frames_irq = bp->rx_quick_cons_trip_int; | |
6484 | ||
6485 | coal->tx_coalesce_usecs = bp->tx_ticks; | |
6486 | coal->tx_max_coalesced_frames = bp->tx_quick_cons_trip; | |
6487 | coal->tx_coalesce_usecs_irq = bp->tx_ticks_int; | |
6488 | coal->tx_max_coalesced_frames_irq = bp->tx_quick_cons_trip_int; | |
6489 | ||
6490 | coal->stats_block_coalesce_usecs = bp->stats_ticks; | |
6491 | ||
6492 | return 0; | |
6493 | } | |
6494 | ||
6495 | static int | |
6496 | bnx2_set_coalesce(struct net_device *dev, struct ethtool_coalesce *coal) | |
6497 | { | |
972ec0d4 | 6498 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6499 | |
6500 | bp->rx_ticks = (u16) coal->rx_coalesce_usecs; | |
6501 | if (bp->rx_ticks > 0x3ff) bp->rx_ticks = 0x3ff; | |
6502 | ||
6aa20a22 | 6503 | bp->rx_quick_cons_trip = (u16) coal->rx_max_coalesced_frames; |
b6016b76 MC |
6504 | if (bp->rx_quick_cons_trip > 0xff) bp->rx_quick_cons_trip = 0xff; |
6505 | ||
6506 | bp->rx_ticks_int = (u16) coal->rx_coalesce_usecs_irq; | |
6507 | if (bp->rx_ticks_int > 0x3ff) bp->rx_ticks_int = 0x3ff; | |
6508 | ||
6509 | bp->rx_quick_cons_trip_int = (u16) coal->rx_max_coalesced_frames_irq; | |
6510 | if (bp->rx_quick_cons_trip_int > 0xff) | |
6511 | bp->rx_quick_cons_trip_int = 0xff; | |
6512 | ||
6513 | bp->tx_ticks = (u16) coal->tx_coalesce_usecs; | |
6514 | if (bp->tx_ticks > 0x3ff) bp->tx_ticks = 0x3ff; | |
6515 | ||
6516 | bp->tx_quick_cons_trip = (u16) coal->tx_max_coalesced_frames; | |
6517 | if (bp->tx_quick_cons_trip > 0xff) bp->tx_quick_cons_trip = 0xff; | |
6518 | ||
6519 | bp->tx_ticks_int = (u16) coal->tx_coalesce_usecs_irq; | |
6520 | if (bp->tx_ticks_int > 0x3ff) bp->tx_ticks_int = 0x3ff; | |
6521 | ||
6522 | bp->tx_quick_cons_trip_int = (u16) coal->tx_max_coalesced_frames_irq; | |
6523 | if (bp->tx_quick_cons_trip_int > 0xff) bp->tx_quick_cons_trip_int = | |
6524 | 0xff; | |
6525 | ||
6526 | bp->stats_ticks = coal->stats_block_coalesce_usecs; | |
02537b06 MC |
6527 | if (CHIP_NUM(bp) == CHIP_NUM_5708) { |
6528 | if (bp->stats_ticks != 0 && bp->stats_ticks != USEC_PER_SEC) | |
6529 | bp->stats_ticks = USEC_PER_SEC; | |
6530 | } | |
7ea6920e MC |
6531 | if (bp->stats_ticks > BNX2_HC_STATS_TICKS_HC_STAT_TICKS) |
6532 | bp->stats_ticks = BNX2_HC_STATS_TICKS_HC_STAT_TICKS; | |
6533 | bp->stats_ticks &= BNX2_HC_STATS_TICKS_HC_STAT_TICKS; | |
b6016b76 MC |
6534 | |
6535 | if (netif_running(bp->dev)) { | |
6536 | bnx2_netif_stop(bp); | |
9a120bc5 | 6537 | bnx2_init_nic(bp, 0); |
b6016b76 MC |
6538 | bnx2_netif_start(bp); |
6539 | } | |
6540 | ||
6541 | return 0; | |
6542 | } | |
6543 | ||
6544 | static void | |
6545 | bnx2_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering) | |
6546 | { | |
972ec0d4 | 6547 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 | 6548 | |
13daffa2 | 6549 | ering->rx_max_pending = MAX_TOTAL_RX_DESC_CNT; |
b6016b76 | 6550 | ering->rx_mini_max_pending = 0; |
47bf4246 | 6551 | ering->rx_jumbo_max_pending = MAX_TOTAL_RX_PG_DESC_CNT; |
b6016b76 MC |
6552 | |
6553 | ering->rx_pending = bp->rx_ring_size; | |
6554 | ering->rx_mini_pending = 0; | |
47bf4246 | 6555 | ering->rx_jumbo_pending = bp->rx_pg_ring_size; |
b6016b76 MC |
6556 | |
6557 | ering->tx_max_pending = MAX_TX_DESC_CNT; | |
6558 | ering->tx_pending = bp->tx_ring_size; | |
6559 | } | |
6560 | ||
6561 | static int | |
5d5d0015 | 6562 | bnx2_change_ring_size(struct bnx2 *bp, u32 rx, u32 tx) |
b6016b76 | 6563 | { |
13daffa2 MC |
6564 | if (netif_running(bp->dev)) { |
6565 | bnx2_netif_stop(bp); | |
6566 | bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_RESET); | |
6567 | bnx2_free_skbs(bp); | |
6568 | bnx2_free_mem(bp); | |
6569 | } | |
6570 | ||
5d5d0015 MC |
6571 | bnx2_set_rx_ring_size(bp, rx); |
6572 | bp->tx_ring_size = tx; | |
b6016b76 MC |
6573 | |
6574 | if (netif_running(bp->dev)) { | |
13daffa2 MC |
6575 | int rc; |
6576 | ||
6577 | rc = bnx2_alloc_mem(bp); | |
6578 | if (rc) | |
6579 | return rc; | |
9a120bc5 | 6580 | bnx2_init_nic(bp, 0); |
b6016b76 MC |
6581 | bnx2_netif_start(bp); |
6582 | } | |
b6016b76 MC |
6583 | return 0; |
6584 | } | |
6585 | ||
5d5d0015 MC |
6586 | static int |
6587 | bnx2_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering) | |
6588 | { | |
6589 | struct bnx2 *bp = netdev_priv(dev); | |
6590 | int rc; | |
6591 | ||
6592 | if ((ering->rx_pending > MAX_TOTAL_RX_DESC_CNT) || | |
6593 | (ering->tx_pending > MAX_TX_DESC_CNT) || | |
6594 | (ering->tx_pending <= MAX_SKB_FRAGS)) { | |
6595 | ||
6596 | return -EINVAL; | |
6597 | } | |
6598 | rc = bnx2_change_ring_size(bp, ering->rx_pending, ering->tx_pending); | |
6599 | return rc; | |
6600 | } | |
6601 | ||
b6016b76 MC |
6602 | static void |
6603 | bnx2_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause) | |
6604 | { | |
972ec0d4 | 6605 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6606 | |
6607 | epause->autoneg = ((bp->autoneg & AUTONEG_FLOW_CTRL) != 0); | |
6608 | epause->rx_pause = ((bp->flow_ctrl & FLOW_CTRL_RX) != 0); | |
6609 | epause->tx_pause = ((bp->flow_ctrl & FLOW_CTRL_TX) != 0); | |
6610 | } | |
6611 | ||
6612 | static int | |
6613 | bnx2_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause) | |
6614 | { | |
972ec0d4 | 6615 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6616 | |
6617 | bp->req_flow_ctrl = 0; | |
6618 | if (epause->rx_pause) | |
6619 | bp->req_flow_ctrl |= FLOW_CTRL_RX; | |
6620 | if (epause->tx_pause) | |
6621 | bp->req_flow_ctrl |= FLOW_CTRL_TX; | |
6622 | ||
6623 | if (epause->autoneg) { | |
6624 | bp->autoneg |= AUTONEG_FLOW_CTRL; | |
6625 | } | |
6626 | else { | |
6627 | bp->autoneg &= ~AUTONEG_FLOW_CTRL; | |
6628 | } | |
6629 | ||
c770a65c | 6630 | spin_lock_bh(&bp->phy_lock); |
b6016b76 | 6631 | |
0d8a6571 | 6632 | bnx2_setup_phy(bp, bp->phy_port); |
b6016b76 | 6633 | |
c770a65c | 6634 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
6635 | |
6636 | return 0; | |
6637 | } | |
6638 | ||
6639 | static u32 | |
6640 | bnx2_get_rx_csum(struct net_device *dev) | |
6641 | { | |
972ec0d4 | 6642 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6643 | |
6644 | return bp->rx_csum; | |
6645 | } | |
6646 | ||
6647 | static int | |
6648 | bnx2_set_rx_csum(struct net_device *dev, u32 data) | |
6649 | { | |
972ec0d4 | 6650 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6651 | |
6652 | bp->rx_csum = data; | |
6653 | return 0; | |
6654 | } | |
6655 | ||
b11d6213 MC |
6656 | static int |
6657 | bnx2_set_tso(struct net_device *dev, u32 data) | |
6658 | { | |
4666f87a MC |
6659 | struct bnx2 *bp = netdev_priv(dev); |
6660 | ||
6661 | if (data) { | |
b11d6213 | 6662 | dev->features |= NETIF_F_TSO | NETIF_F_TSO_ECN; |
4666f87a MC |
6663 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
6664 | dev->features |= NETIF_F_TSO6; | |
6665 | } else | |
6666 | dev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6 | | |
6667 | NETIF_F_TSO_ECN); | |
b11d6213 MC |
6668 | return 0; |
6669 | } | |
6670 | ||
cea94db9 | 6671 | #define BNX2_NUM_STATS 46 |
b6016b76 | 6672 | |
14ab9b86 | 6673 | static struct { |
b6016b76 MC |
6674 | char string[ETH_GSTRING_LEN]; |
6675 | } bnx2_stats_str_arr[BNX2_NUM_STATS] = { | |
6676 | { "rx_bytes" }, | |
6677 | { "rx_error_bytes" }, | |
6678 | { "tx_bytes" }, | |
6679 | { "tx_error_bytes" }, | |
6680 | { "rx_ucast_packets" }, | |
6681 | { "rx_mcast_packets" }, | |
6682 | { "rx_bcast_packets" }, | |
6683 | { "tx_ucast_packets" }, | |
6684 | { "tx_mcast_packets" }, | |
6685 | { "tx_bcast_packets" }, | |
6686 | { "tx_mac_errors" }, | |
6687 | { "tx_carrier_errors" }, | |
6688 | { "rx_crc_errors" }, | |
6689 | { "rx_align_errors" }, | |
6690 | { "tx_single_collisions" }, | |
6691 | { "tx_multi_collisions" }, | |
6692 | { "tx_deferred" }, | |
6693 | { "tx_excess_collisions" }, | |
6694 | { "tx_late_collisions" }, | |
6695 | { "tx_total_collisions" }, | |
6696 | { "rx_fragments" }, | |
6697 | { "rx_jabbers" }, | |
6698 | { "rx_undersize_packets" }, | |
6699 | { "rx_oversize_packets" }, | |
6700 | { "rx_64_byte_packets" }, | |
6701 | { "rx_65_to_127_byte_packets" }, | |
6702 | { "rx_128_to_255_byte_packets" }, | |
6703 | { "rx_256_to_511_byte_packets" }, | |
6704 | { "rx_512_to_1023_byte_packets" }, | |
6705 | { "rx_1024_to_1522_byte_packets" }, | |
6706 | { "rx_1523_to_9022_byte_packets" }, | |
6707 | { "tx_64_byte_packets" }, | |
6708 | { "tx_65_to_127_byte_packets" }, | |
6709 | { "tx_128_to_255_byte_packets" }, | |
6710 | { "tx_256_to_511_byte_packets" }, | |
6711 | { "tx_512_to_1023_byte_packets" }, | |
6712 | { "tx_1024_to_1522_byte_packets" }, | |
6713 | { "tx_1523_to_9022_byte_packets" }, | |
6714 | { "rx_xon_frames" }, | |
6715 | { "rx_xoff_frames" }, | |
6716 | { "tx_xon_frames" }, | |
6717 | { "tx_xoff_frames" }, | |
6718 | { "rx_mac_ctrl_frames" }, | |
6719 | { "rx_filtered_packets" }, | |
6720 | { "rx_discards" }, | |
cea94db9 | 6721 | { "rx_fw_discards" }, |
b6016b76 MC |
6722 | }; |
6723 | ||
6724 | #define STATS_OFFSET32(offset_name) (offsetof(struct statistics_block, offset_name) / 4) | |
6725 | ||
f71e1309 | 6726 | static const unsigned long bnx2_stats_offset_arr[BNX2_NUM_STATS] = { |
b6016b76 MC |
6727 | STATS_OFFSET32(stat_IfHCInOctets_hi), |
6728 | STATS_OFFSET32(stat_IfHCInBadOctets_hi), | |
6729 | STATS_OFFSET32(stat_IfHCOutOctets_hi), | |
6730 | STATS_OFFSET32(stat_IfHCOutBadOctets_hi), | |
6731 | STATS_OFFSET32(stat_IfHCInUcastPkts_hi), | |
6732 | STATS_OFFSET32(stat_IfHCInMulticastPkts_hi), | |
6733 | STATS_OFFSET32(stat_IfHCInBroadcastPkts_hi), | |
6734 | STATS_OFFSET32(stat_IfHCOutUcastPkts_hi), | |
6735 | STATS_OFFSET32(stat_IfHCOutMulticastPkts_hi), | |
6736 | STATS_OFFSET32(stat_IfHCOutBroadcastPkts_hi), | |
6737 | STATS_OFFSET32(stat_emac_tx_stat_dot3statsinternalmactransmiterrors), | |
6aa20a22 JG |
6738 | STATS_OFFSET32(stat_Dot3StatsCarrierSenseErrors), |
6739 | STATS_OFFSET32(stat_Dot3StatsFCSErrors), | |
6740 | STATS_OFFSET32(stat_Dot3StatsAlignmentErrors), | |
6741 | STATS_OFFSET32(stat_Dot3StatsSingleCollisionFrames), | |
6742 | STATS_OFFSET32(stat_Dot3StatsMultipleCollisionFrames), | |
6743 | STATS_OFFSET32(stat_Dot3StatsDeferredTransmissions), | |
6744 | STATS_OFFSET32(stat_Dot3StatsExcessiveCollisions), | |
6745 | STATS_OFFSET32(stat_Dot3StatsLateCollisions), | |
6746 | STATS_OFFSET32(stat_EtherStatsCollisions), | |
6747 | STATS_OFFSET32(stat_EtherStatsFragments), | |
6748 | STATS_OFFSET32(stat_EtherStatsJabbers), | |
6749 | STATS_OFFSET32(stat_EtherStatsUndersizePkts), | |
6750 | STATS_OFFSET32(stat_EtherStatsOverrsizePkts), | |
6751 | STATS_OFFSET32(stat_EtherStatsPktsRx64Octets), | |
6752 | STATS_OFFSET32(stat_EtherStatsPktsRx65Octetsto127Octets), | |
6753 | STATS_OFFSET32(stat_EtherStatsPktsRx128Octetsto255Octets), | |
6754 | STATS_OFFSET32(stat_EtherStatsPktsRx256Octetsto511Octets), | |
6755 | STATS_OFFSET32(stat_EtherStatsPktsRx512Octetsto1023Octets), | |
6756 | STATS_OFFSET32(stat_EtherStatsPktsRx1024Octetsto1522Octets), | |
6757 | STATS_OFFSET32(stat_EtherStatsPktsRx1523Octetsto9022Octets), | |
6758 | STATS_OFFSET32(stat_EtherStatsPktsTx64Octets), | |
6759 | STATS_OFFSET32(stat_EtherStatsPktsTx65Octetsto127Octets), | |
6760 | STATS_OFFSET32(stat_EtherStatsPktsTx128Octetsto255Octets), | |
6761 | STATS_OFFSET32(stat_EtherStatsPktsTx256Octetsto511Octets), | |
6762 | STATS_OFFSET32(stat_EtherStatsPktsTx512Octetsto1023Octets), | |
6763 | STATS_OFFSET32(stat_EtherStatsPktsTx1024Octetsto1522Octets), | |
6764 | STATS_OFFSET32(stat_EtherStatsPktsTx1523Octetsto9022Octets), | |
6765 | STATS_OFFSET32(stat_XonPauseFramesReceived), | |
6766 | STATS_OFFSET32(stat_XoffPauseFramesReceived), | |
6767 | STATS_OFFSET32(stat_OutXonSent), | |
6768 | STATS_OFFSET32(stat_OutXoffSent), | |
6769 | STATS_OFFSET32(stat_MacControlFramesReceived), | |
6770 | STATS_OFFSET32(stat_IfInFramesL2FilterDiscards), | |
6771 | STATS_OFFSET32(stat_IfInMBUFDiscards), | |
cea94db9 | 6772 | STATS_OFFSET32(stat_FwRxDrop), |
b6016b76 MC |
6773 | }; |
6774 | ||
6775 | /* stat_IfHCInBadOctets and stat_Dot3StatsCarrierSenseErrors are | |
6776 | * skipped because of errata. | |
6aa20a22 | 6777 | */ |
14ab9b86 | 6778 | static u8 bnx2_5706_stats_len_arr[BNX2_NUM_STATS] = { |
b6016b76 MC |
6779 | 8,0,8,8,8,8,8,8,8,8, |
6780 | 4,0,4,4,4,4,4,4,4,4, | |
6781 | 4,4,4,4,4,4,4,4,4,4, | |
6782 | 4,4,4,4,4,4,4,4,4,4, | |
cea94db9 | 6783 | 4,4,4,4,4,4, |
b6016b76 MC |
6784 | }; |
6785 | ||
5b0c76ad MC |
6786 | static u8 bnx2_5708_stats_len_arr[BNX2_NUM_STATS] = { |
6787 | 8,0,8,8,8,8,8,8,8,8, | |
6788 | 4,4,4,4,4,4,4,4,4,4, | |
6789 | 4,4,4,4,4,4,4,4,4,4, | |
6790 | 4,4,4,4,4,4,4,4,4,4, | |
cea94db9 | 6791 | 4,4,4,4,4,4, |
5b0c76ad MC |
6792 | }; |
6793 | ||
b6016b76 MC |
6794 | #define BNX2_NUM_TESTS 6 |
6795 | ||
14ab9b86 | 6796 | static struct { |
b6016b76 MC |
6797 | char string[ETH_GSTRING_LEN]; |
6798 | } bnx2_tests_str_arr[BNX2_NUM_TESTS] = { | |
6799 | { "register_test (offline)" }, | |
6800 | { "memory_test (offline)" }, | |
6801 | { "loopback_test (offline)" }, | |
6802 | { "nvram_test (online)" }, | |
6803 | { "interrupt_test (online)" }, | |
6804 | { "link_test (online)" }, | |
6805 | }; | |
6806 | ||
6807 | static int | |
b9f2c044 | 6808 | bnx2_get_sset_count(struct net_device *dev, int sset) |
b6016b76 | 6809 | { |
b9f2c044 JG |
6810 | switch (sset) { |
6811 | case ETH_SS_TEST: | |
6812 | return BNX2_NUM_TESTS; | |
6813 | case ETH_SS_STATS: | |
6814 | return BNX2_NUM_STATS; | |
6815 | default: | |
6816 | return -EOPNOTSUPP; | |
6817 | } | |
b6016b76 MC |
6818 | } |
6819 | ||
6820 | static void | |
6821 | bnx2_self_test(struct net_device *dev, struct ethtool_test *etest, u64 *buf) | |
6822 | { | |
972ec0d4 | 6823 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6824 | |
6825 | memset(buf, 0, sizeof(u64) * BNX2_NUM_TESTS); | |
6826 | if (etest->flags & ETH_TEST_FL_OFFLINE) { | |
80be4434 MC |
6827 | int i; |
6828 | ||
b6016b76 MC |
6829 | bnx2_netif_stop(bp); |
6830 | bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_DIAG); | |
6831 | bnx2_free_skbs(bp); | |
6832 | ||
6833 | if (bnx2_test_registers(bp) != 0) { | |
6834 | buf[0] = 1; | |
6835 | etest->flags |= ETH_TEST_FL_FAILED; | |
6836 | } | |
6837 | if (bnx2_test_memory(bp) != 0) { | |
6838 | buf[1] = 1; | |
6839 | etest->flags |= ETH_TEST_FL_FAILED; | |
6840 | } | |
bc5a0690 | 6841 | if ((buf[2] = bnx2_test_loopback(bp)) != 0) |
b6016b76 | 6842 | etest->flags |= ETH_TEST_FL_FAILED; |
b6016b76 MC |
6843 | |
6844 | if (!netif_running(bp->dev)) { | |
6845 | bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_RESET); | |
6846 | } | |
6847 | else { | |
9a120bc5 | 6848 | bnx2_init_nic(bp, 1); |
b6016b76 MC |
6849 | bnx2_netif_start(bp); |
6850 | } | |
6851 | ||
6852 | /* wait for link up */ | |
80be4434 MC |
6853 | for (i = 0; i < 7; i++) { |
6854 | if (bp->link_up) | |
6855 | break; | |
6856 | msleep_interruptible(1000); | |
6857 | } | |
b6016b76 MC |
6858 | } |
6859 | ||
6860 | if (bnx2_test_nvram(bp) != 0) { | |
6861 | buf[3] = 1; | |
6862 | etest->flags |= ETH_TEST_FL_FAILED; | |
6863 | } | |
6864 | if (bnx2_test_intr(bp) != 0) { | |
6865 | buf[4] = 1; | |
6866 | etest->flags |= ETH_TEST_FL_FAILED; | |
6867 | } | |
6868 | ||
6869 | if (bnx2_test_link(bp) != 0) { | |
6870 | buf[5] = 1; | |
6871 | etest->flags |= ETH_TEST_FL_FAILED; | |
6872 | ||
6873 | } | |
6874 | } | |
6875 | ||
6876 | static void | |
6877 | bnx2_get_strings(struct net_device *dev, u32 stringset, u8 *buf) | |
6878 | { | |
6879 | switch (stringset) { | |
6880 | case ETH_SS_STATS: | |
6881 | memcpy(buf, bnx2_stats_str_arr, | |
6882 | sizeof(bnx2_stats_str_arr)); | |
6883 | break; | |
6884 | case ETH_SS_TEST: | |
6885 | memcpy(buf, bnx2_tests_str_arr, | |
6886 | sizeof(bnx2_tests_str_arr)); | |
6887 | break; | |
6888 | } | |
6889 | } | |
6890 | ||
b6016b76 MC |
6891 | static void |
6892 | bnx2_get_ethtool_stats(struct net_device *dev, | |
6893 | struct ethtool_stats *stats, u64 *buf) | |
6894 | { | |
972ec0d4 | 6895 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6896 | int i; |
6897 | u32 *hw_stats = (u32 *) bp->stats_blk; | |
14ab9b86 | 6898 | u8 *stats_len_arr = NULL; |
b6016b76 MC |
6899 | |
6900 | if (hw_stats == NULL) { | |
6901 | memset(buf, 0, sizeof(u64) * BNX2_NUM_STATS); | |
6902 | return; | |
6903 | } | |
6904 | ||
5b0c76ad MC |
6905 | if ((CHIP_ID(bp) == CHIP_ID_5706_A0) || |
6906 | (CHIP_ID(bp) == CHIP_ID_5706_A1) || | |
6907 | (CHIP_ID(bp) == CHIP_ID_5706_A2) || | |
6908 | (CHIP_ID(bp) == CHIP_ID_5708_A0)) | |
b6016b76 | 6909 | stats_len_arr = bnx2_5706_stats_len_arr; |
5b0c76ad MC |
6910 | else |
6911 | stats_len_arr = bnx2_5708_stats_len_arr; | |
b6016b76 MC |
6912 | |
6913 | for (i = 0; i < BNX2_NUM_STATS; i++) { | |
6914 | if (stats_len_arr[i] == 0) { | |
6915 | /* skip this counter */ | |
6916 | buf[i] = 0; | |
6917 | continue; | |
6918 | } | |
6919 | if (stats_len_arr[i] == 4) { | |
6920 | /* 4-byte counter */ | |
6921 | buf[i] = (u64) | |
6922 | *(hw_stats + bnx2_stats_offset_arr[i]); | |
6923 | continue; | |
6924 | } | |
6925 | /* 8-byte counter */ | |
6926 | buf[i] = (((u64) *(hw_stats + | |
6927 | bnx2_stats_offset_arr[i])) << 32) + | |
6928 | *(hw_stats + bnx2_stats_offset_arr[i] + 1); | |
6929 | } | |
6930 | } | |
6931 | ||
6932 | static int | |
6933 | bnx2_phys_id(struct net_device *dev, u32 data) | |
6934 | { | |
972ec0d4 | 6935 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
6936 | int i; |
6937 | u32 save; | |
6938 | ||
6939 | if (data == 0) | |
6940 | data = 2; | |
6941 | ||
6942 | save = REG_RD(bp, BNX2_MISC_CFG); | |
6943 | REG_WR(bp, BNX2_MISC_CFG, BNX2_MISC_CFG_LEDMODE_MAC); | |
6944 | ||
6945 | for (i = 0; i < (data * 2); i++) { | |
6946 | if ((i % 2) == 0) { | |
6947 | REG_WR(bp, BNX2_EMAC_LED, BNX2_EMAC_LED_OVERRIDE); | |
6948 | } | |
6949 | else { | |
6950 | REG_WR(bp, BNX2_EMAC_LED, BNX2_EMAC_LED_OVERRIDE | | |
6951 | BNX2_EMAC_LED_1000MB_OVERRIDE | | |
6952 | BNX2_EMAC_LED_100MB_OVERRIDE | | |
6953 | BNX2_EMAC_LED_10MB_OVERRIDE | | |
6954 | BNX2_EMAC_LED_TRAFFIC_OVERRIDE | | |
6955 | BNX2_EMAC_LED_TRAFFIC); | |
6956 | } | |
6957 | msleep_interruptible(500); | |
6958 | if (signal_pending(current)) | |
6959 | break; | |
6960 | } | |
6961 | REG_WR(bp, BNX2_EMAC_LED, 0); | |
6962 | REG_WR(bp, BNX2_MISC_CFG, save); | |
6963 | return 0; | |
6964 | } | |
6965 | ||
4666f87a MC |
6966 | static int |
6967 | bnx2_set_tx_csum(struct net_device *dev, u32 data) | |
6968 | { | |
6969 | struct bnx2 *bp = netdev_priv(dev); | |
6970 | ||
6971 | if (CHIP_NUM(bp) == CHIP_NUM_5709) | |
6460d948 | 6972 | return (ethtool_op_set_tx_ipv6_csum(dev, data)); |
4666f87a MC |
6973 | else |
6974 | return (ethtool_op_set_tx_csum(dev, data)); | |
6975 | } | |
6976 | ||
7282d491 | 6977 | static const struct ethtool_ops bnx2_ethtool_ops = { |
b6016b76 MC |
6978 | .get_settings = bnx2_get_settings, |
6979 | .set_settings = bnx2_set_settings, | |
6980 | .get_drvinfo = bnx2_get_drvinfo, | |
244ac4f4 MC |
6981 | .get_regs_len = bnx2_get_regs_len, |
6982 | .get_regs = bnx2_get_regs, | |
b6016b76 MC |
6983 | .get_wol = bnx2_get_wol, |
6984 | .set_wol = bnx2_set_wol, | |
6985 | .nway_reset = bnx2_nway_reset, | |
6986 | .get_link = ethtool_op_get_link, | |
6987 | .get_eeprom_len = bnx2_get_eeprom_len, | |
6988 | .get_eeprom = bnx2_get_eeprom, | |
6989 | .set_eeprom = bnx2_set_eeprom, | |
6990 | .get_coalesce = bnx2_get_coalesce, | |
6991 | .set_coalesce = bnx2_set_coalesce, | |
6992 | .get_ringparam = bnx2_get_ringparam, | |
6993 | .set_ringparam = bnx2_set_ringparam, | |
6994 | .get_pauseparam = bnx2_get_pauseparam, | |
6995 | .set_pauseparam = bnx2_set_pauseparam, | |
6996 | .get_rx_csum = bnx2_get_rx_csum, | |
6997 | .set_rx_csum = bnx2_set_rx_csum, | |
4666f87a | 6998 | .set_tx_csum = bnx2_set_tx_csum, |
b6016b76 | 6999 | .set_sg = ethtool_op_set_sg, |
b11d6213 | 7000 | .set_tso = bnx2_set_tso, |
b6016b76 MC |
7001 | .self_test = bnx2_self_test, |
7002 | .get_strings = bnx2_get_strings, | |
7003 | .phys_id = bnx2_phys_id, | |
b6016b76 | 7004 | .get_ethtool_stats = bnx2_get_ethtool_stats, |
b9f2c044 | 7005 | .get_sset_count = bnx2_get_sset_count, |
b6016b76 MC |
7006 | }; |
7007 | ||
7008 | /* Called with rtnl_lock */ | |
7009 | static int | |
7010 | bnx2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) | |
7011 | { | |
14ab9b86 | 7012 | struct mii_ioctl_data *data = if_mii(ifr); |
972ec0d4 | 7013 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
7014 | int err; |
7015 | ||
7016 | switch(cmd) { | |
7017 | case SIOCGMIIPHY: | |
7018 | data->phy_id = bp->phy_addr; | |
7019 | ||
7020 | /* fallthru */ | |
7021 | case SIOCGMIIREG: { | |
7022 | u32 mii_regval; | |
7023 | ||
583c28e5 | 7024 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
7b6b8347 MC |
7025 | return -EOPNOTSUPP; |
7026 | ||
dad3e452 MC |
7027 | if (!netif_running(dev)) |
7028 | return -EAGAIN; | |
7029 | ||
c770a65c | 7030 | spin_lock_bh(&bp->phy_lock); |
b6016b76 | 7031 | err = bnx2_read_phy(bp, data->reg_num & 0x1f, &mii_regval); |
c770a65c | 7032 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
7033 | |
7034 | data->val_out = mii_regval; | |
7035 | ||
7036 | return err; | |
7037 | } | |
7038 | ||
7039 | case SIOCSMIIREG: | |
7040 | if (!capable(CAP_NET_ADMIN)) | |
7041 | return -EPERM; | |
7042 | ||
583c28e5 | 7043 | if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) |
7b6b8347 MC |
7044 | return -EOPNOTSUPP; |
7045 | ||
dad3e452 MC |
7046 | if (!netif_running(dev)) |
7047 | return -EAGAIN; | |
7048 | ||
c770a65c | 7049 | spin_lock_bh(&bp->phy_lock); |
b6016b76 | 7050 | err = bnx2_write_phy(bp, data->reg_num & 0x1f, data->val_in); |
c770a65c | 7051 | spin_unlock_bh(&bp->phy_lock); |
b6016b76 MC |
7052 | |
7053 | return err; | |
7054 | ||
7055 | default: | |
7056 | /* do nothing */ | |
7057 | break; | |
7058 | } | |
7059 | return -EOPNOTSUPP; | |
7060 | } | |
7061 | ||
7062 | /* Called with rtnl_lock */ | |
7063 | static int | |
7064 | bnx2_change_mac_addr(struct net_device *dev, void *p) | |
7065 | { | |
7066 | struct sockaddr *addr = p; | |
972ec0d4 | 7067 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 | 7068 | |
73eef4cd MC |
7069 | if (!is_valid_ether_addr(addr->sa_data)) |
7070 | return -EINVAL; | |
7071 | ||
b6016b76 MC |
7072 | memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); |
7073 | if (netif_running(dev)) | |
7074 | bnx2_set_mac_addr(bp); | |
7075 | ||
7076 | return 0; | |
7077 | } | |
7078 | ||
7079 | /* Called with rtnl_lock */ | |
7080 | static int | |
7081 | bnx2_change_mtu(struct net_device *dev, int new_mtu) | |
7082 | { | |
972ec0d4 | 7083 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
7084 | |
7085 | if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) || | |
7086 | ((new_mtu + ETH_HLEN) < MIN_ETHERNET_PACKET_SIZE)) | |
7087 | return -EINVAL; | |
7088 | ||
7089 | dev->mtu = new_mtu; | |
5d5d0015 | 7090 | return (bnx2_change_ring_size(bp, bp->rx_ring_size, bp->tx_ring_size)); |
b6016b76 MC |
7091 | } |
7092 | ||
7093 | #if defined(HAVE_POLL_CONTROLLER) || defined(CONFIG_NET_POLL_CONTROLLER) | |
7094 | static void | |
7095 | poll_bnx2(struct net_device *dev) | |
7096 | { | |
972ec0d4 | 7097 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
7098 | |
7099 | disable_irq(bp->pdev->irq); | |
7d12e780 | 7100 | bnx2_interrupt(bp->pdev->irq, dev); |
b6016b76 MC |
7101 | enable_irq(bp->pdev->irq); |
7102 | } | |
7103 | #endif | |
7104 | ||
253c8b75 MC |
7105 | static void __devinit |
7106 | bnx2_get_5709_media(struct bnx2 *bp) | |
7107 | { | |
7108 | u32 val = REG_RD(bp, BNX2_MISC_DUAL_MEDIA_CTRL); | |
7109 | u32 bond_id = val & BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID; | |
7110 | u32 strap; | |
7111 | ||
7112 | if (bond_id == BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_C) | |
7113 | return; | |
7114 | else if (bond_id == BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_S) { | |
583c28e5 | 7115 | bp->phy_flags |= BNX2_PHY_FLAG_SERDES; |
253c8b75 MC |
7116 | return; |
7117 | } | |
7118 | ||
7119 | if (val & BNX2_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE) | |
7120 | strap = (val & BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL) >> 21; | |
7121 | else | |
7122 | strap = (val & BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP) >> 8; | |
7123 | ||
7124 | if (PCI_FUNC(bp->pdev->devfn) == 0) { | |
7125 | switch (strap) { | |
7126 | case 0x4: | |
7127 | case 0x5: | |
7128 | case 0x6: | |
583c28e5 | 7129 | bp->phy_flags |= BNX2_PHY_FLAG_SERDES; |
253c8b75 MC |
7130 | return; |
7131 | } | |
7132 | } else { | |
7133 | switch (strap) { | |
7134 | case 0x1: | |
7135 | case 0x2: | |
7136 | case 0x4: | |
583c28e5 | 7137 | bp->phy_flags |= BNX2_PHY_FLAG_SERDES; |
253c8b75 MC |
7138 | return; |
7139 | } | |
7140 | } | |
7141 | } | |
7142 | ||
883e5151 MC |
7143 | static void __devinit |
7144 | bnx2_get_pci_speed(struct bnx2 *bp) | |
7145 | { | |
7146 | u32 reg; | |
7147 | ||
7148 | reg = REG_RD(bp, BNX2_PCICFG_MISC_STATUS); | |
7149 | if (reg & BNX2_PCICFG_MISC_STATUS_PCIX_DET) { | |
7150 | u32 clkreg; | |
7151 | ||
f86e82fb | 7152 | bp->flags |= BNX2_FLAG_PCIX; |
883e5151 MC |
7153 | |
7154 | clkreg = REG_RD(bp, BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS); | |
7155 | ||
7156 | clkreg &= BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET; | |
7157 | switch (clkreg) { | |
7158 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ: | |
7159 | bp->bus_speed_mhz = 133; | |
7160 | break; | |
7161 | ||
7162 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ: | |
7163 | bp->bus_speed_mhz = 100; | |
7164 | break; | |
7165 | ||
7166 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ: | |
7167 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ: | |
7168 | bp->bus_speed_mhz = 66; | |
7169 | break; | |
7170 | ||
7171 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ: | |
7172 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ: | |
7173 | bp->bus_speed_mhz = 50; | |
7174 | break; | |
7175 | ||
7176 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW: | |
7177 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ: | |
7178 | case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ: | |
7179 | bp->bus_speed_mhz = 33; | |
7180 | break; | |
7181 | } | |
7182 | } | |
7183 | else { | |
7184 | if (reg & BNX2_PCICFG_MISC_STATUS_M66EN) | |
7185 | bp->bus_speed_mhz = 66; | |
7186 | else | |
7187 | bp->bus_speed_mhz = 33; | |
7188 | } | |
7189 | ||
7190 | if (reg & BNX2_PCICFG_MISC_STATUS_32BIT_DET) | |
f86e82fb | 7191 | bp->flags |= BNX2_FLAG_PCI_32BIT; |
883e5151 MC |
7192 | |
7193 | } | |
7194 | ||
b6016b76 MC |
7195 | static int __devinit |
7196 | bnx2_init_board(struct pci_dev *pdev, struct net_device *dev) | |
7197 | { | |
7198 | struct bnx2 *bp; | |
7199 | unsigned long mem_len; | |
58fc2ea4 | 7200 | int rc, i, j; |
b6016b76 | 7201 | u32 reg; |
40453c83 | 7202 | u64 dma_mask, persist_dma_mask; |
b6016b76 | 7203 | |
b6016b76 | 7204 | SET_NETDEV_DEV(dev, &pdev->dev); |
972ec0d4 | 7205 | bp = netdev_priv(dev); |
b6016b76 MC |
7206 | |
7207 | bp->flags = 0; | |
7208 | bp->phy_flags = 0; | |
7209 | ||
7210 | /* enable device (incl. PCI PM wakeup), and bus-mastering */ | |
7211 | rc = pci_enable_device(pdev); | |
7212 | if (rc) { | |
898eb71c | 7213 | dev_err(&pdev->dev, "Cannot enable PCI device, aborting.\n"); |
b6016b76 MC |
7214 | goto err_out; |
7215 | } | |
7216 | ||
7217 | if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) { | |
9b91cf9d | 7218 | dev_err(&pdev->dev, |
2e8a538d | 7219 | "Cannot find PCI device base address, aborting.\n"); |
b6016b76 MC |
7220 | rc = -ENODEV; |
7221 | goto err_out_disable; | |
7222 | } | |
7223 | ||
7224 | rc = pci_request_regions(pdev, DRV_MODULE_NAME); | |
7225 | if (rc) { | |
9b91cf9d | 7226 | dev_err(&pdev->dev, "Cannot obtain PCI resources, aborting.\n"); |
b6016b76 MC |
7227 | goto err_out_disable; |
7228 | } | |
7229 | ||
7230 | pci_set_master(pdev); | |
6ff2da49 | 7231 | pci_save_state(pdev); |
b6016b76 MC |
7232 | |
7233 | bp->pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM); | |
7234 | if (bp->pm_cap == 0) { | |
9b91cf9d | 7235 | dev_err(&pdev->dev, |
2e8a538d | 7236 | "Cannot find power management capability, aborting.\n"); |
b6016b76 MC |
7237 | rc = -EIO; |
7238 | goto err_out_release; | |
7239 | } | |
7240 | ||
b6016b76 MC |
7241 | bp->dev = dev; |
7242 | bp->pdev = pdev; | |
7243 | ||
7244 | spin_lock_init(&bp->phy_lock); | |
1b8227c4 | 7245 | spin_lock_init(&bp->indirect_lock); |
c4028958 | 7246 | INIT_WORK(&bp->reset_task, bnx2_reset_task); |
b6016b76 MC |
7247 | |
7248 | dev->base_addr = dev->mem_start = pci_resource_start(pdev, 0); | |
59b47d8a | 7249 | mem_len = MB_GET_CID_ADDR(TX_TSS_CID + 1); |
b6016b76 MC |
7250 | dev->mem_end = dev->mem_start + mem_len; |
7251 | dev->irq = pdev->irq; | |
7252 | ||
7253 | bp->regview = ioremap_nocache(dev->base_addr, mem_len); | |
7254 | ||
7255 | if (!bp->regview) { | |
9b91cf9d | 7256 | dev_err(&pdev->dev, "Cannot map register space, aborting.\n"); |
b6016b76 MC |
7257 | rc = -ENOMEM; |
7258 | goto err_out_release; | |
7259 | } | |
7260 | ||
7261 | /* Configure byte swap and enable write to the reg_window registers. | |
7262 | * Rely on CPU to do target byte swapping on big endian systems | |
7263 | * The chip's target access swapping will not swap all accesses | |
7264 | */ | |
7265 | pci_write_config_dword(bp->pdev, BNX2_PCICFG_MISC_CONFIG, | |
7266 | BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA | | |
7267 | BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP); | |
7268 | ||
829ca9a3 | 7269 | bnx2_set_power_state(bp, PCI_D0); |
b6016b76 MC |
7270 | |
7271 | bp->chip_id = REG_RD(bp, BNX2_MISC_ID); | |
7272 | ||
883e5151 MC |
7273 | if (CHIP_NUM(bp) == CHIP_NUM_5709) { |
7274 | if (pci_find_capability(pdev, PCI_CAP_ID_EXP) == 0) { | |
7275 | dev_err(&pdev->dev, | |
7276 | "Cannot find PCIE capability, aborting.\n"); | |
7277 | rc = -EIO; | |
7278 | goto err_out_unmap; | |
7279 | } | |
f86e82fb | 7280 | bp->flags |= BNX2_FLAG_PCIE; |
2dd201d7 | 7281 | if (CHIP_REV(bp) == CHIP_REV_Ax) |
f86e82fb | 7282 | bp->flags |= BNX2_FLAG_JUMBO_BROKEN; |
883e5151 | 7283 | } else { |
59b47d8a MC |
7284 | bp->pcix_cap = pci_find_capability(pdev, PCI_CAP_ID_PCIX); |
7285 | if (bp->pcix_cap == 0) { | |
7286 | dev_err(&pdev->dev, | |
7287 | "Cannot find PCIX capability, aborting.\n"); | |
7288 | rc = -EIO; | |
7289 | goto err_out_unmap; | |
7290 | } | |
7291 | } | |
7292 | ||
b4b36042 MC |
7293 | if (CHIP_NUM(bp) == CHIP_NUM_5709 && CHIP_REV(bp) != CHIP_REV_Ax) { |
7294 | if (pci_find_capability(pdev, PCI_CAP_ID_MSIX)) | |
f86e82fb | 7295 | bp->flags |= BNX2_FLAG_MSIX_CAP; |
b4b36042 MC |
7296 | } |
7297 | ||
8e6a72c4 MC |
7298 | if (CHIP_ID(bp) != CHIP_ID_5706_A0 && CHIP_ID(bp) != CHIP_ID_5706_A1) { |
7299 | if (pci_find_capability(pdev, PCI_CAP_ID_MSI)) | |
f86e82fb | 7300 | bp->flags |= BNX2_FLAG_MSI_CAP; |
8e6a72c4 MC |
7301 | } |
7302 | ||
40453c83 MC |
7303 | /* 5708 cannot support DMA addresses > 40-bit. */ |
7304 | if (CHIP_NUM(bp) == CHIP_NUM_5708) | |
7305 | persist_dma_mask = dma_mask = DMA_40BIT_MASK; | |
7306 | else | |
7307 | persist_dma_mask = dma_mask = DMA_64BIT_MASK; | |
7308 | ||
7309 | /* Configure DMA attributes. */ | |
7310 | if (pci_set_dma_mask(pdev, dma_mask) == 0) { | |
7311 | dev->features |= NETIF_F_HIGHDMA; | |
7312 | rc = pci_set_consistent_dma_mask(pdev, persist_dma_mask); | |
7313 | if (rc) { | |
7314 | dev_err(&pdev->dev, | |
7315 | "pci_set_consistent_dma_mask failed, aborting.\n"); | |
7316 | goto err_out_unmap; | |
7317 | } | |
7318 | } else if ((rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK)) != 0) { | |
7319 | dev_err(&pdev->dev, "System does not support DMA, aborting.\n"); | |
7320 | goto err_out_unmap; | |
7321 | } | |
7322 | ||
f86e82fb | 7323 | if (!(bp->flags & BNX2_FLAG_PCIE)) |
883e5151 | 7324 | bnx2_get_pci_speed(bp); |
b6016b76 MC |
7325 | |
7326 | /* 5706A0 may falsely detect SERR and PERR. */ | |
7327 | if (CHIP_ID(bp) == CHIP_ID_5706_A0) { | |
7328 | reg = REG_RD(bp, PCI_COMMAND); | |
7329 | reg &= ~(PCI_COMMAND_SERR | PCI_COMMAND_PARITY); | |
7330 | REG_WR(bp, PCI_COMMAND, reg); | |
7331 | } | |
7332 | else if ((CHIP_ID(bp) == CHIP_ID_5706_A1) && | |
f86e82fb | 7333 | !(bp->flags & BNX2_FLAG_PCIX)) { |
b6016b76 | 7334 | |
9b91cf9d | 7335 | dev_err(&pdev->dev, |
2e8a538d | 7336 | "5706 A1 can only be used in a PCIX bus, aborting.\n"); |
b6016b76 MC |
7337 | goto err_out_unmap; |
7338 | } | |
7339 | ||
7340 | bnx2_init_nvram(bp); | |
7341 | ||
2726d6e1 | 7342 | reg = bnx2_reg_rd_ind(bp, BNX2_SHM_HDR_SIGNATURE); |
e3648b3d MC |
7343 | |
7344 | if ((reg & BNX2_SHM_HDR_SIGNATURE_SIG_MASK) == | |
24cb230b MC |
7345 | BNX2_SHM_HDR_SIGNATURE_SIG) { |
7346 | u32 off = PCI_FUNC(pdev->devfn) << 2; | |
7347 | ||
2726d6e1 | 7348 | bp->shmem_base = bnx2_reg_rd_ind(bp, BNX2_SHM_HDR_ADDR_0 + off); |
24cb230b | 7349 | } else |
e3648b3d MC |
7350 | bp->shmem_base = HOST_VIEW_SHMEM_BASE; |
7351 | ||
b6016b76 MC |
7352 | /* Get the permanent MAC address. First we need to make sure the |
7353 | * firmware is actually running. | |
7354 | */ | |
2726d6e1 | 7355 | reg = bnx2_shmem_rd(bp, BNX2_DEV_INFO_SIGNATURE); |
b6016b76 MC |
7356 | |
7357 | if ((reg & BNX2_DEV_INFO_SIGNATURE_MAGIC_MASK) != | |
7358 | BNX2_DEV_INFO_SIGNATURE_MAGIC) { | |
9b91cf9d | 7359 | dev_err(&pdev->dev, "Firmware not running, aborting.\n"); |
b6016b76 MC |
7360 | rc = -ENODEV; |
7361 | goto err_out_unmap; | |
7362 | } | |
7363 | ||
2726d6e1 | 7364 | reg = bnx2_shmem_rd(bp, BNX2_DEV_INFO_BC_REV); |
58fc2ea4 MC |
7365 | for (i = 0, j = 0; i < 3; i++) { |
7366 | u8 num, k, skip0; | |
7367 | ||
7368 | num = (u8) (reg >> (24 - (i * 8))); | |
7369 | for (k = 100, skip0 = 1; k >= 1; num %= k, k /= 10) { | |
7370 | if (num >= k || !skip0 || k == 1) { | |
7371 | bp->fw_version[j++] = (num / k) + '0'; | |
7372 | skip0 = 0; | |
7373 | } | |
7374 | } | |
7375 | if (i != 2) | |
7376 | bp->fw_version[j++] = '.'; | |
7377 | } | |
2726d6e1 | 7378 | reg = bnx2_shmem_rd(bp, BNX2_PORT_FEATURE); |
846f5c62 MC |
7379 | if (reg & BNX2_PORT_FEATURE_WOL_ENABLED) |
7380 | bp->wol = 1; | |
7381 | ||
7382 | if (reg & BNX2_PORT_FEATURE_ASF_ENABLED) { | |
f86e82fb | 7383 | bp->flags |= BNX2_FLAG_ASF_ENABLE; |
c2d3db8c MC |
7384 | |
7385 | for (i = 0; i < 30; i++) { | |
2726d6e1 | 7386 | reg = bnx2_shmem_rd(bp, BNX2_BC_STATE_CONDITION); |
c2d3db8c MC |
7387 | if (reg & BNX2_CONDITION_MFW_RUN_MASK) |
7388 | break; | |
7389 | msleep(10); | |
7390 | } | |
7391 | } | |
2726d6e1 | 7392 | reg = bnx2_shmem_rd(bp, BNX2_BC_STATE_CONDITION); |
58fc2ea4 MC |
7393 | reg &= BNX2_CONDITION_MFW_RUN_MASK; |
7394 | if (reg != BNX2_CONDITION_MFW_RUN_UNKNOWN && | |
7395 | reg != BNX2_CONDITION_MFW_RUN_NONE) { | |
7396 | int i; | |
2726d6e1 | 7397 | u32 addr = bnx2_shmem_rd(bp, BNX2_MFW_VER_PTR); |
58fc2ea4 MC |
7398 | |
7399 | bp->fw_version[j++] = ' '; | |
7400 | for (i = 0; i < 3; i++) { | |
2726d6e1 | 7401 | reg = bnx2_reg_rd_ind(bp, addr + i * 4); |
58fc2ea4 MC |
7402 | reg = swab32(reg); |
7403 | memcpy(&bp->fw_version[j], ®, 4); | |
7404 | j += 4; | |
7405 | } | |
7406 | } | |
b6016b76 | 7407 | |
2726d6e1 | 7408 | reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_MAC_UPPER); |
b6016b76 MC |
7409 | bp->mac_addr[0] = (u8) (reg >> 8); |
7410 | bp->mac_addr[1] = (u8) reg; | |
7411 | ||
2726d6e1 | 7412 | reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_MAC_LOWER); |
b6016b76 MC |
7413 | bp->mac_addr[2] = (u8) (reg >> 24); |
7414 | bp->mac_addr[3] = (u8) (reg >> 16); | |
7415 | bp->mac_addr[4] = (u8) (reg >> 8); | |
7416 | bp->mac_addr[5] = (u8) reg; | |
7417 | ||
7418 | bp->tx_ring_size = MAX_TX_DESC_CNT; | |
932f3772 | 7419 | bnx2_set_rx_ring_size(bp, 255); |
b6016b76 MC |
7420 | |
7421 | bp->rx_csum = 1; | |
7422 | ||
b6016b76 MC |
7423 | bp->tx_quick_cons_trip_int = 20; |
7424 | bp->tx_quick_cons_trip = 20; | |
7425 | bp->tx_ticks_int = 80; | |
7426 | bp->tx_ticks = 80; | |
6aa20a22 | 7427 | |
b6016b76 MC |
7428 | bp->rx_quick_cons_trip_int = 6; |
7429 | bp->rx_quick_cons_trip = 6; | |
7430 | bp->rx_ticks_int = 18; | |
7431 | bp->rx_ticks = 18; | |
7432 | ||
7ea6920e | 7433 | bp->stats_ticks = USEC_PER_SEC & BNX2_HC_STATS_TICKS_HC_STAT_TICKS; |
b6016b76 MC |
7434 | |
7435 | bp->timer_interval = HZ; | |
cd339a0e | 7436 | bp->current_interval = HZ; |
b6016b76 | 7437 | |
5b0c76ad MC |
7438 | bp->phy_addr = 1; |
7439 | ||
b6016b76 | 7440 | /* Disable WOL support if we are running on a SERDES chip. */ |
253c8b75 MC |
7441 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
7442 | bnx2_get_5709_media(bp); | |
7443 | else if (CHIP_BOND_ID(bp) & CHIP_BOND_ID_SERDES_BIT) | |
583c28e5 | 7444 | bp->phy_flags |= BNX2_PHY_FLAG_SERDES; |
bac0dff6 | 7445 | |
0d8a6571 | 7446 | bp->phy_port = PORT_TP; |
583c28e5 | 7447 | if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) { |
0d8a6571 | 7448 | bp->phy_port = PORT_FIBRE; |
2726d6e1 | 7449 | reg = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG); |
846f5c62 | 7450 | if (!(reg & BNX2_SHARED_HW_CFG_GIG_LINK_ON_VAUX)) { |
f86e82fb | 7451 | bp->flags |= BNX2_FLAG_NO_WOL; |
846f5c62 MC |
7452 | bp->wol = 0; |
7453 | } | |
38ea3686 MC |
7454 | if (CHIP_NUM(bp) == CHIP_NUM_5706) { |
7455 | /* Don't do parallel detect on this board because of | |
7456 | * some board problems. The link will not go down | |
7457 | * if we do parallel detect. | |
7458 | */ | |
7459 | if (pdev->subsystem_vendor == PCI_VENDOR_ID_HP && | |
7460 | pdev->subsystem_device == 0x310c) | |
7461 | bp->phy_flags |= BNX2_PHY_FLAG_NO_PARALLEL; | |
7462 | } else { | |
5b0c76ad | 7463 | bp->phy_addr = 2; |
5b0c76ad | 7464 | if (reg & BNX2_SHARED_HW_CFG_PHY_2_5G) |
583c28e5 | 7465 | bp->phy_flags |= BNX2_PHY_FLAG_2_5G_CAPABLE; |
5b0c76ad | 7466 | } |
0d8a6571 MC |
7467 | bnx2_init_remote_phy(bp); |
7468 | ||
261dd5ca MC |
7469 | } else if (CHIP_NUM(bp) == CHIP_NUM_5706 || |
7470 | CHIP_NUM(bp) == CHIP_NUM_5708) | |
583c28e5 | 7471 | bp->phy_flags |= BNX2_PHY_FLAG_CRC_FIX; |
fb0c18bd MC |
7472 | else if (CHIP_NUM(bp) == CHIP_NUM_5709 && |
7473 | (CHIP_REV(bp) == CHIP_REV_Ax || | |
7474 | CHIP_REV(bp) == CHIP_REV_Bx)) | |
583c28e5 | 7475 | bp->phy_flags |= BNX2_PHY_FLAG_DIS_EARLY_DAC; |
b6016b76 | 7476 | |
16088272 MC |
7477 | if ((CHIP_ID(bp) == CHIP_ID_5708_A0) || |
7478 | (CHIP_ID(bp) == CHIP_ID_5708_B0) || | |
846f5c62 | 7479 | (CHIP_ID(bp) == CHIP_ID_5708_B1)) { |
f86e82fb | 7480 | bp->flags |= BNX2_FLAG_NO_WOL; |
846f5c62 MC |
7481 | bp->wol = 0; |
7482 | } | |
dda1e390 | 7483 | |
b6016b76 MC |
7484 | if (CHIP_ID(bp) == CHIP_ID_5706_A0) { |
7485 | bp->tx_quick_cons_trip_int = | |
7486 | bp->tx_quick_cons_trip; | |
7487 | bp->tx_ticks_int = bp->tx_ticks; | |
7488 | bp->rx_quick_cons_trip_int = | |
7489 | bp->rx_quick_cons_trip; | |
7490 | bp->rx_ticks_int = bp->rx_ticks; | |
7491 | bp->comp_prod_trip_int = bp->comp_prod_trip; | |
7492 | bp->com_ticks_int = bp->com_ticks; | |
7493 | bp->cmd_ticks_int = bp->cmd_ticks; | |
7494 | } | |
7495 | ||
f9317a40 MC |
7496 | /* Disable MSI on 5706 if AMD 8132 bridge is found. |
7497 | * | |
7498 | * MSI is defined to be 32-bit write. The 5706 does 64-bit MSI writes | |
7499 | * with byte enables disabled on the unused 32-bit word. This is legal | |
7500 | * but causes problems on the AMD 8132 which will eventually stop | |
7501 | * responding after a while. | |
7502 | * | |
7503 | * AMD believes this incompatibility is unique to the 5706, and | |
88187dfa | 7504 | * prefers to locally disable MSI rather than globally disabling it. |
f9317a40 MC |
7505 | */ |
7506 | if (CHIP_NUM(bp) == CHIP_NUM_5706 && disable_msi == 0) { | |
7507 | struct pci_dev *amd_8132 = NULL; | |
7508 | ||
7509 | while ((amd_8132 = pci_get_device(PCI_VENDOR_ID_AMD, | |
7510 | PCI_DEVICE_ID_AMD_8132_BRIDGE, | |
7511 | amd_8132))) { | |
f9317a40 | 7512 | |
44c10138 AK |
7513 | if (amd_8132->revision >= 0x10 && |
7514 | amd_8132->revision <= 0x13) { | |
f9317a40 MC |
7515 | disable_msi = 1; |
7516 | pci_dev_put(amd_8132); | |
7517 | break; | |
7518 | } | |
7519 | } | |
7520 | } | |
7521 | ||
deaf391b | 7522 | bnx2_set_default_link(bp); |
b6016b76 MC |
7523 | bp->req_flow_ctrl = FLOW_CTRL_RX | FLOW_CTRL_TX; |
7524 | ||
cd339a0e MC |
7525 | init_timer(&bp->timer); |
7526 | bp->timer.expires = RUN_AT(bp->timer_interval); | |
7527 | bp->timer.data = (unsigned long) bp; | |
7528 | bp->timer.function = bnx2_timer; | |
7529 | ||
b6016b76 MC |
7530 | return 0; |
7531 | ||
7532 | err_out_unmap: | |
7533 | if (bp->regview) { | |
7534 | iounmap(bp->regview); | |
73eef4cd | 7535 | bp->regview = NULL; |
b6016b76 MC |
7536 | } |
7537 | ||
7538 | err_out_release: | |
7539 | pci_release_regions(pdev); | |
7540 | ||
7541 | err_out_disable: | |
7542 | pci_disable_device(pdev); | |
7543 | pci_set_drvdata(pdev, NULL); | |
7544 | ||
7545 | err_out: | |
7546 | return rc; | |
7547 | } | |
7548 | ||
883e5151 MC |
7549 | static char * __devinit |
7550 | bnx2_bus_string(struct bnx2 *bp, char *str) | |
7551 | { | |
7552 | char *s = str; | |
7553 | ||
f86e82fb | 7554 | if (bp->flags & BNX2_FLAG_PCIE) { |
883e5151 MC |
7555 | s += sprintf(s, "PCI Express"); |
7556 | } else { | |
7557 | s += sprintf(s, "PCI"); | |
f86e82fb | 7558 | if (bp->flags & BNX2_FLAG_PCIX) |
883e5151 | 7559 | s += sprintf(s, "-X"); |
f86e82fb | 7560 | if (bp->flags & BNX2_FLAG_PCI_32BIT) |
883e5151 MC |
7561 | s += sprintf(s, " 32-bit"); |
7562 | else | |
7563 | s += sprintf(s, " 64-bit"); | |
7564 | s += sprintf(s, " %dMHz", bp->bus_speed_mhz); | |
7565 | } | |
7566 | return str; | |
7567 | } | |
7568 | ||
2ba582b7 | 7569 | static void __devinit |
35efa7c1 MC |
7570 | bnx2_init_napi(struct bnx2 *bp) |
7571 | { | |
b4b36042 | 7572 | int i; |
35efa7c1 | 7573 | |
b4b36042 | 7574 | for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) { |
35e9010b MC |
7575 | struct bnx2_napi *bnapi = &bp->bnx2_napi[i]; |
7576 | int (*poll)(struct napi_struct *, int); | |
7577 | ||
7578 | if (i == 0) | |
7579 | poll = bnx2_poll; | |
7580 | else | |
f0ea2e63 | 7581 | poll = bnx2_poll_msix; |
35e9010b MC |
7582 | |
7583 | netif_napi_add(bp->dev, &bp->bnx2_napi[i].napi, poll, 64); | |
b4b36042 MC |
7584 | bnapi->bp = bp; |
7585 | } | |
35efa7c1 MC |
7586 | } |
7587 | ||
b6016b76 MC |
7588 | static int __devinit |
7589 | bnx2_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) | |
7590 | { | |
7591 | static int version_printed = 0; | |
7592 | struct net_device *dev = NULL; | |
7593 | struct bnx2 *bp; | |
0795af57 | 7594 | int rc; |
883e5151 | 7595 | char str[40]; |
0795af57 | 7596 | DECLARE_MAC_BUF(mac); |
b6016b76 MC |
7597 | |
7598 | if (version_printed++ == 0) | |
7599 | printk(KERN_INFO "%s", version); | |
7600 | ||
7601 | /* dev zeroed in init_etherdev */ | |
7602 | dev = alloc_etherdev(sizeof(*bp)); | |
7603 | ||
7604 | if (!dev) | |
7605 | return -ENOMEM; | |
7606 | ||
7607 | rc = bnx2_init_board(pdev, dev); | |
7608 | if (rc < 0) { | |
7609 | free_netdev(dev); | |
7610 | return rc; | |
7611 | } | |
7612 | ||
7613 | dev->open = bnx2_open; | |
7614 | dev->hard_start_xmit = bnx2_start_xmit; | |
7615 | dev->stop = bnx2_close; | |
7616 | dev->get_stats = bnx2_get_stats; | |
7617 | dev->set_multicast_list = bnx2_set_rx_mode; | |
7618 | dev->do_ioctl = bnx2_ioctl; | |
7619 | dev->set_mac_address = bnx2_change_mac_addr; | |
7620 | dev->change_mtu = bnx2_change_mtu; | |
7621 | dev->tx_timeout = bnx2_tx_timeout; | |
7622 | dev->watchdog_timeo = TX_TIMEOUT; | |
7623 | #ifdef BCM_VLAN | |
7624 | dev->vlan_rx_register = bnx2_vlan_rx_register; | |
b6016b76 | 7625 | #endif |
b6016b76 | 7626 | dev->ethtool_ops = &bnx2_ethtool_ops; |
b6016b76 | 7627 | |
972ec0d4 | 7628 | bp = netdev_priv(dev); |
35efa7c1 | 7629 | bnx2_init_napi(bp); |
b6016b76 MC |
7630 | |
7631 | #if defined(HAVE_POLL_CONTROLLER) || defined(CONFIG_NET_POLL_CONTROLLER) | |
7632 | dev->poll_controller = poll_bnx2; | |
7633 | #endif | |
7634 | ||
1b2f922f MC |
7635 | pci_set_drvdata(pdev, dev); |
7636 | ||
7637 | memcpy(dev->dev_addr, bp->mac_addr, 6); | |
7638 | memcpy(dev->perm_addr, bp->mac_addr, 6); | |
7639 | bp->name = board_info[ent->driver_data].name; | |
7640 | ||
d212f87b | 7641 | dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG; |
4666f87a | 7642 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
d212f87b SH |
7643 | dev->features |= NETIF_F_IPV6_CSUM; |
7644 | ||
1b2f922f MC |
7645 | #ifdef BCM_VLAN |
7646 | dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX; | |
7647 | #endif | |
7648 | dev->features |= NETIF_F_TSO | NETIF_F_TSO_ECN; | |
4666f87a MC |
7649 | if (CHIP_NUM(bp) == CHIP_NUM_5709) |
7650 | dev->features |= NETIF_F_TSO6; | |
1b2f922f | 7651 | |
b6016b76 | 7652 | if ((rc = register_netdev(dev))) { |
9b91cf9d | 7653 | dev_err(&pdev->dev, "Cannot register net device\n"); |
b6016b76 MC |
7654 | if (bp->regview) |
7655 | iounmap(bp->regview); | |
7656 | pci_release_regions(pdev); | |
7657 | pci_disable_device(pdev); | |
7658 | pci_set_drvdata(pdev, NULL); | |
7659 | free_netdev(dev); | |
7660 | return rc; | |
7661 | } | |
7662 | ||
883e5151 | 7663 | printk(KERN_INFO "%s: %s (%c%d) %s found at mem %lx, " |
0795af57 | 7664 | "IRQ %d, node addr %s\n", |
b6016b76 MC |
7665 | dev->name, |
7666 | bp->name, | |
7667 | ((CHIP_ID(bp) & 0xf000) >> 12) + 'A', | |
7668 | ((CHIP_ID(bp) & 0x0ff0) >> 4), | |
883e5151 | 7669 | bnx2_bus_string(bp, str), |
b6016b76 | 7670 | dev->base_addr, |
0795af57 | 7671 | bp->pdev->irq, print_mac(mac, dev->dev_addr)); |
b6016b76 | 7672 | |
b6016b76 MC |
7673 | return 0; |
7674 | } | |
7675 | ||
7676 | static void __devexit | |
7677 | bnx2_remove_one(struct pci_dev *pdev) | |
7678 | { | |
7679 | struct net_device *dev = pci_get_drvdata(pdev); | |
972ec0d4 | 7680 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 | 7681 | |
afdc08b9 MC |
7682 | flush_scheduled_work(); |
7683 | ||
b6016b76 MC |
7684 | unregister_netdev(dev); |
7685 | ||
7686 | if (bp->regview) | |
7687 | iounmap(bp->regview); | |
7688 | ||
7689 | free_netdev(dev); | |
7690 | pci_release_regions(pdev); | |
7691 | pci_disable_device(pdev); | |
7692 | pci_set_drvdata(pdev, NULL); | |
7693 | } | |
7694 | ||
7695 | static int | |
829ca9a3 | 7696 | bnx2_suspend(struct pci_dev *pdev, pm_message_t state) |
b6016b76 MC |
7697 | { |
7698 | struct net_device *dev = pci_get_drvdata(pdev); | |
972ec0d4 | 7699 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 MC |
7700 | u32 reset_code; |
7701 | ||
6caebb02 MC |
7702 | /* PCI register 4 needs to be saved whether netif_running() or not. |
7703 | * MSI address and data need to be saved if using MSI and | |
7704 | * netif_running(). | |
7705 | */ | |
7706 | pci_save_state(pdev); | |
b6016b76 MC |
7707 | if (!netif_running(dev)) |
7708 | return 0; | |
7709 | ||
1d60290f | 7710 | flush_scheduled_work(); |
b6016b76 MC |
7711 | bnx2_netif_stop(bp); |
7712 | netif_device_detach(dev); | |
7713 | del_timer_sync(&bp->timer); | |
f86e82fb | 7714 | if (bp->flags & BNX2_FLAG_NO_WOL) |
6c4f095e | 7715 | reset_code = BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN; |
dda1e390 | 7716 | else if (bp->wol) |
b6016b76 MC |
7717 | reset_code = BNX2_DRV_MSG_CODE_SUSPEND_WOL; |
7718 | else | |
7719 | reset_code = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL; | |
7720 | bnx2_reset_chip(bp, reset_code); | |
7721 | bnx2_free_skbs(bp); | |
829ca9a3 | 7722 | bnx2_set_power_state(bp, pci_choose_state(pdev, state)); |
b6016b76 MC |
7723 | return 0; |
7724 | } | |
7725 | ||
7726 | static int | |
7727 | bnx2_resume(struct pci_dev *pdev) | |
7728 | { | |
7729 | struct net_device *dev = pci_get_drvdata(pdev); | |
972ec0d4 | 7730 | struct bnx2 *bp = netdev_priv(dev); |
b6016b76 | 7731 | |
6caebb02 | 7732 | pci_restore_state(pdev); |
b6016b76 MC |
7733 | if (!netif_running(dev)) |
7734 | return 0; | |
7735 | ||
829ca9a3 | 7736 | bnx2_set_power_state(bp, PCI_D0); |
b6016b76 | 7737 | netif_device_attach(dev); |
9a120bc5 | 7738 | bnx2_init_nic(bp, 1); |
b6016b76 MC |
7739 | bnx2_netif_start(bp); |
7740 | return 0; | |
7741 | } | |
7742 | ||
6ff2da49 WX |
7743 | /** |
7744 | * bnx2_io_error_detected - called when PCI error is detected | |
7745 | * @pdev: Pointer to PCI device | |
7746 | * @state: The current pci connection state | |
7747 | * | |
7748 | * This function is called after a PCI bus error affecting | |
7749 | * this device has been detected. | |
7750 | */ | |
7751 | static pci_ers_result_t bnx2_io_error_detected(struct pci_dev *pdev, | |
7752 | pci_channel_state_t state) | |
7753 | { | |
7754 | struct net_device *dev = pci_get_drvdata(pdev); | |
7755 | struct bnx2 *bp = netdev_priv(dev); | |
7756 | ||
7757 | rtnl_lock(); | |
7758 | netif_device_detach(dev); | |
7759 | ||
7760 | if (netif_running(dev)) { | |
7761 | bnx2_netif_stop(bp); | |
7762 | del_timer_sync(&bp->timer); | |
7763 | bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET); | |
7764 | } | |
7765 | ||
7766 | pci_disable_device(pdev); | |
7767 | rtnl_unlock(); | |
7768 | ||
7769 | /* Request a slot slot reset. */ | |
7770 | return PCI_ERS_RESULT_NEED_RESET; | |
7771 | } | |
7772 | ||
7773 | /** | |
7774 | * bnx2_io_slot_reset - called after the pci bus has been reset. | |
7775 | * @pdev: Pointer to PCI device | |
7776 | * | |
7777 | * Restart the card from scratch, as if from a cold-boot. | |
7778 | */ | |
7779 | static pci_ers_result_t bnx2_io_slot_reset(struct pci_dev *pdev) | |
7780 | { | |
7781 | struct net_device *dev = pci_get_drvdata(pdev); | |
7782 | struct bnx2 *bp = netdev_priv(dev); | |
7783 | ||
7784 | rtnl_lock(); | |
7785 | if (pci_enable_device(pdev)) { | |
7786 | dev_err(&pdev->dev, | |
7787 | "Cannot re-enable PCI device after reset.\n"); | |
7788 | rtnl_unlock(); | |
7789 | return PCI_ERS_RESULT_DISCONNECT; | |
7790 | } | |
7791 | pci_set_master(pdev); | |
7792 | pci_restore_state(pdev); | |
7793 | ||
7794 | if (netif_running(dev)) { | |
7795 | bnx2_set_power_state(bp, PCI_D0); | |
7796 | bnx2_init_nic(bp, 1); | |
7797 | } | |
7798 | ||
7799 | rtnl_unlock(); | |
7800 | return PCI_ERS_RESULT_RECOVERED; | |
7801 | } | |
7802 | ||
7803 | /** | |
7804 | * bnx2_io_resume - called when traffic can start flowing again. | |
7805 | * @pdev: Pointer to PCI device | |
7806 | * | |
7807 | * This callback is called when the error recovery driver tells us that | |
7808 | * its OK to resume normal operation. | |
7809 | */ | |
7810 | static void bnx2_io_resume(struct pci_dev *pdev) | |
7811 | { | |
7812 | struct net_device *dev = pci_get_drvdata(pdev); | |
7813 | struct bnx2 *bp = netdev_priv(dev); | |
7814 | ||
7815 | rtnl_lock(); | |
7816 | if (netif_running(dev)) | |
7817 | bnx2_netif_start(bp); | |
7818 | ||
7819 | netif_device_attach(dev); | |
7820 | rtnl_unlock(); | |
7821 | } | |
7822 | ||
7823 | static struct pci_error_handlers bnx2_err_handler = { | |
7824 | .error_detected = bnx2_io_error_detected, | |
7825 | .slot_reset = bnx2_io_slot_reset, | |
7826 | .resume = bnx2_io_resume, | |
7827 | }; | |
7828 | ||
b6016b76 | 7829 | static struct pci_driver bnx2_pci_driver = { |
14ab9b86 PH |
7830 | .name = DRV_MODULE_NAME, |
7831 | .id_table = bnx2_pci_tbl, | |
7832 | .probe = bnx2_init_one, | |
7833 | .remove = __devexit_p(bnx2_remove_one), | |
7834 | .suspend = bnx2_suspend, | |
7835 | .resume = bnx2_resume, | |
6ff2da49 | 7836 | .err_handler = &bnx2_err_handler, |
b6016b76 MC |
7837 | }; |
7838 | ||
7839 | static int __init bnx2_init(void) | |
7840 | { | |
29917620 | 7841 | return pci_register_driver(&bnx2_pci_driver); |
b6016b76 MC |
7842 | } |
7843 | ||
7844 | static void __exit bnx2_cleanup(void) | |
7845 | { | |
7846 | pci_unregister_driver(&bnx2_pci_driver); | |
7847 | } | |
7848 | ||
7849 | module_init(bnx2_init); | |
7850 | module_exit(bnx2_cleanup); | |
7851 | ||
7852 | ||
7853 |