projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'master' into next
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / bnx2.c
CommitLineData
b6016b76
MC		 1/* bnx2.c: Broadcom NX2 network driver.
2 *
dc187cb3 3 * Copyright (c) 2004-2011 Broadcom Corporation
b6016b76
MC		 4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
8 *
9 * Written by: Michael Chan (mchan@broadcom.com)
10 */
11
3a9c6a49 12#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
f2a4f052
MC		 13
14#include <linux/module.h>
15#include <linux/moduleparam.h>
16
17#include <linux/kernel.h>
18#include <linux/timer.h>
19#include <linux/errno.h>
20#include <linux/ioport.h>
21#include <linux/slab.h>
22#include <linux/vmalloc.h>
23#include <linux/interrupt.h>
24#include <linux/pci.h>
25#include <linux/init.h>
26#include <linux/netdevice.h>
27#include <linux/etherdevice.h>
28#include <linux/skbuff.h>
29#include <linux/dma-mapping.h>
1977f032 30#include <linux/bitops.h>
f2a4f052
MC		 31#include <asm/io.h>
32#include <asm/irq.h>
33#include <linux/delay.h>
34#include <asm/byteorder.h>
c86a31f4 35#include <asm/page.h>
f2a4f052
MC		 36#include <linux/time.h>
37#include <linux/ethtool.h>
38#include <linux/mii.h>
f2a4f052 39#include <linux/if_vlan.h>
f2a4f052 40#include <net/ip.h>
de081fa5 41#include <net/tcp.h>
f2a4f052 42#include <net/checksum.h>
f2a4f052
MC		 43#include <linux/workqueue.h>
44#include <linux/crc32.h>
45#include <linux/prefetch.h>
29b12174 46#include <linux/cache.h>
57579f76 47#include <linux/firmware.h>
706bf240 48#include <linux/log2.h>
cd709aa9 49#include <linux/aer.h>
f2a4f052 50
4edd473f
MC		 51#if defined(CONFIG_CNIC) || defined(CONFIG_CNIC_MODULE)
52#define BCM_CNIC 1
53#include "cnic_if.h"
54#endif
b6016b76
MC		 55#include "bnx2.h"
56#include "bnx2_fw.h"
b3448b0b 57
b6016b76 58#define DRV_MODULE_NAME "bnx2"
dc187cb3
MC		 59#define DRV_MODULE_VERSION "2.1.6"
60#define DRV_MODULE_RELDATE "Mar 7, 2011"
0268102d 61#define FW_MIPS_FILE_06 "bnx2/bnx2-mips-06-6.2.1.fw"
22fa159d 62#define FW_RV2P_FILE_06 "bnx2/bnx2-rv2p-06-6.0.15.fw"
dc187cb3 63#define FW_MIPS_FILE_09 "bnx2/bnx2-mips-09-6.2.1a.fw"
22fa159d
MC		 64#define FW_RV2P_FILE_09_Ax "bnx2/bnx2-rv2p-09ax-6.0.17.fw"
65#define FW_RV2P_FILE_09 "bnx2/bnx2-rv2p-09-6.0.17.fw"
b6016b76
MC		 66
67#define RUN_AT(x) (jiffies + (x))
68
69/* Time in jiffies before concluding the transmitter is hung. */
70#define TX_TIMEOUT (5*HZ)
71
fefa8645 72static char version[] __devinitdata =
b6016b76
MC		 73 "Broadcom NetXtreme II Gigabit Ethernet Driver " DRV_MODULE_NAME " v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n";
74
75MODULE_AUTHOR("Michael Chan <mchan@broadcom.com>");
453a9c6e 76MODULE_DESCRIPTION("Broadcom NetXtreme II BCM5706/5708/5709/5716 Driver");
b6016b76
MC		 77MODULE_LICENSE("GPL");
78MODULE_VERSION(DRV_MODULE_VERSION);
57579f76
MC		 79MODULE_FIRMWARE(FW_MIPS_FILE_06);
80MODULE_FIRMWARE(FW_RV2P_FILE_06);
81MODULE_FIRMWARE(FW_MIPS_FILE_09);
82MODULE_FIRMWARE(FW_RV2P_FILE_09);
078b0735 83MODULE_FIRMWARE(FW_RV2P_FILE_09_Ax);
b6016b76
MC		 84
85static int disable_msi = 0;
86
87module_param(disable_msi, int, 0);
88MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
89
90typedef enum {
91 BCM5706 = 0,
92 NC370T,
93 NC370I,
94 BCM5706S,
95 NC370F,
5b0c76ad
MC		 96 BCM5708,
97 BCM5708S,
bac0dff6 98 BCM5709,
27a005b8 99 BCM5709S,
7bb0a04f 100 BCM5716,
1caacecb 101 BCM5716S,
b6016b76
MC		 102} board_t;
103
104/* indexed by board_t, above */
fefa8645 105static struct {
b6016b76
MC		 106 char *name;
107} board_info[] __devinitdata = {
108 { "Broadcom NetXtreme II BCM5706 1000Base-T" },
109 { "HP NC370T Multifunction Gigabit Server Adapter" },
110 { "HP NC370i Multifunction Gigabit Server Adapter" },
111 { "Broadcom NetXtreme II BCM5706 1000Base-SX" },
112 { "HP NC370F Multifunction Gigabit Server Adapter" },
5b0c76ad
MC		 113 { "Broadcom NetXtreme II BCM5708 1000Base-T" },
114 { "Broadcom NetXtreme II BCM5708 1000Base-SX" },
bac0dff6 115 { "Broadcom NetXtreme II BCM5709 1000Base-T" },
27a005b8 116 { "Broadcom NetXtreme II BCM5709 1000Base-SX" },
7bb0a04f 117 { "Broadcom NetXtreme II BCM5716 1000Base-T" },
1caacecb 118 { "Broadcom NetXtreme II BCM5716 1000Base-SX" },
b6016b76
MC		 119 };
120
7bb0a04f 121static DEFINE_PCI_DEVICE_TABLE(bnx2_pci_tbl) = {
b6016b76
MC		 122 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706,
123 PCI_VENDOR_ID_HP, 0x3101, 0, 0, NC370T },
124 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706,
125 PCI_VENDOR_ID_HP, 0x3106, 0, 0, NC370I },
126 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706,
127 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5706 },
5b0c76ad
MC		 128 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5708,
129 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5708 },
b6016b76
MC		 130 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706S,
131 PCI_VENDOR_ID_HP, 0x3102, 0, 0, NC370F },
132 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706S,
133 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5706S },
5b0c76ad
MC		 134 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5708S,
135 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5708S },
bac0dff6
MC		 136 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5709,
137 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5709 },
27a005b8
MC		 138 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5709S,
139 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5709S },
7bb0a04f
MC		 140 { PCI_VENDOR_ID_BROADCOM, 0x163b,
141 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5716 },
1caacecb 142 { PCI_VENDOR_ID_BROADCOM, 0x163c,
1f2435e5 143 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5716S },
b6016b76
MC		 144 { 0, }
145};
146
0ced9d01 147static const struct flash_spec flash_table[] =
b6016b76 148{
e30372c9
MC		 149#define BUFFERED_FLAGS (BNX2_NV_BUFFERED | BNX2_NV_TRANSLATE)
150#define NONBUFFERED_FLAGS (BNX2_NV_WREN)
b6016b76 151 /* Slow EEPROM */
37137709 152 {0x00000000, 0x40830380, 0x009f0081, 0xa184a053, 0xaf000400,
e30372c9 153 BUFFERED_FLAGS, SEEPROM_PAGE_BITS, SEEPROM_PAGE_SIZE,
b6016b76
MC		 154 SEEPROM_BYTE_ADDR_MASK, SEEPROM_TOTAL_SIZE,
155 "EEPROM - slow"},
37137709
MC		 156 /* Expansion entry 0001 */
157 {0x08000002, 0x4b808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 158 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 159 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
160 "Entry 0001"},
b6016b76
MC		 161 /* Saifun SA25F010 (non-buffered flash) */
162 /* strap, cfg1, & write1 need updates */
37137709 163 {0x04000001, 0x47808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 164 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
b6016b76
MC		 165 SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE*2,
166 "Non-buffered flash (128kB)"},
167 /* Saifun SA25F020 (non-buffered flash) */
168 /* strap, cfg1, & write1 need updates */
37137709 169 {0x0c000003, 0x4f808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 170 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
b6016b76
MC		 171 SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE*4,
172 "Non-buffered flash (256kB)"},
37137709
MC		 173 /* Expansion entry 0100 */
174 {0x11000000, 0x53808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 175 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 176 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
177 "Entry 0100"},
178 /* Entry 0101: ST M45PE10 (non-buffered flash, TetonII B0) */
6aa20a22 179 {0x19000002, 0x5b808201, 0x000500db, 0x03840253, 0xaf020406,
e30372c9 180 NONBUFFERED_FLAGS, ST_MICRO_FLASH_PAGE_BITS, ST_MICRO_FLASH_PAGE_SIZE,
37137709
MC		 181 ST_MICRO_FLASH_BYTE_ADDR_MASK, ST_MICRO_FLASH_BASE_TOTAL_SIZE*2,
182 "Entry 0101: ST M45PE10 (128kB non-bufferred)"},
183 /* Entry 0110: ST M45PE20 (non-buffered flash)*/
184 {0x15000001, 0x57808201, 0x000500db, 0x03840253, 0xaf020406,
e30372c9 185 NONBUFFERED_FLAGS, ST_MICRO_FLASH_PAGE_BITS, ST_MICRO_FLASH_PAGE_SIZE,
37137709
MC		 186 ST_MICRO_FLASH_BYTE_ADDR_MASK, ST_MICRO_FLASH_BASE_TOTAL_SIZE*4,
187 "Entry 0110: ST M45PE20 (256kB non-bufferred)"},
188 /* Saifun SA25F005 (non-buffered flash) */
189 /* strap, cfg1, & write1 need updates */
190 {0x1d000003, 0x5f808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 191 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 192 SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE,
193 "Non-buffered flash (64kB)"},
194 /* Fast EEPROM */
195 {0x22000000, 0x62808380, 0x009f0081, 0xa184a053, 0xaf000400,
e30372c9 196 BUFFERED_FLAGS, SEEPROM_PAGE_BITS, SEEPROM_PAGE_SIZE,
37137709
MC		 197 SEEPROM_BYTE_ADDR_MASK, SEEPROM_TOTAL_SIZE,
198 "EEPROM - fast"},
199 /* Expansion entry 1001 */
200 {0x2a000002, 0x6b808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 201 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 202 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
203 "Entry 1001"},
204 /* Expansion entry 1010 */
205 {0x26000001, 0x67808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 206 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 207 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
208 "Entry 1010"},
209 /* ATMEL AT45DB011B (buffered flash) */
210 {0x2e000003, 0x6e808273, 0x00570081, 0x68848353, 0xaf000400,
e30372c9 211 BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE,
37137709
MC		 212 BUFFERED_FLASH_BYTE_ADDR_MASK, BUFFERED_FLASH_TOTAL_SIZE,
213 "Buffered flash (128kB)"},
214 /* Expansion entry 1100 */
215 {0x33000000, 0x73808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 216 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 217 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
218 "Entry 1100"},
219 /* Expansion entry 1101 */
220 {0x3b000002, 0x7b808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 221 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 222 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
223 "Entry 1101"},
224 /* Ateml Expansion entry 1110 */
225 {0x37000001, 0x76808273, 0x00570081, 0x68848353, 0xaf000400,
e30372c9 226 BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE,
37137709
MC		 227 BUFFERED_FLASH_BYTE_ADDR_MASK, 0,
228 "Entry 1110 (Atmel)"},
229 /* ATMEL AT45DB021B (buffered flash) */
230 {0x3f000003, 0x7e808273, 0x00570081, 0x68848353, 0xaf000400,
e30372c9 231 BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE,
37137709
MC		 232 BUFFERED_FLASH_BYTE_ADDR_MASK, BUFFERED_FLASH_TOTAL_SIZE*2,
233 "Buffered flash (256kB)"},
b6016b76
MC		 234};
235
0ced9d01 236static const struct flash_spec flash_5709 = {
e30372c9
MC		 237 .flags = BNX2_NV_BUFFERED,
238 .page_bits = BCM5709_FLASH_PAGE_BITS,
239 .page_size = BCM5709_FLASH_PAGE_SIZE,
240 .addr_mask = BCM5709_FLASH_BYTE_ADDR_MASK,
241 .total_size = BUFFERED_FLASH_TOTAL_SIZE*2,
242 .name = "5709 Buffered flash (256kB)",
243};
244
b6016b76
MC		 245MODULE_DEVICE_TABLE(pci, bnx2_pci_tbl);
246
4327ba43 247static void bnx2_init_napi(struct bnx2 *bp);
f048fa9c 248static void bnx2_del_napi(struct bnx2 *bp);
4327ba43 249
35e9010b 250static inline u32 bnx2_tx_avail(struct bnx2 *bp, struct bnx2_tx_ring_info *txr)
e89bbf10 251{
2f8af120 252 u32 diff;
e89bbf10 253
11848b96
MC		 254 /* Tell compiler to fetch tx_prod and tx_cons from memory. */
255 barrier();
faac9c4b
MC		 256
257 /* The ring uses 256 indices for 255 entries, one of them
258 * needs to be skipped.
259 */
35e9010b 260 diff = txr->tx_prod - txr->tx_cons;
faac9c4b
MC		 261 if (unlikely(diff >= TX_DESC_CNT)) {
262 diff &= 0xffff;
263 if (diff == TX_DESC_CNT)
264 diff = MAX_TX_DESC_CNT;
265 }
807540ba 266 return bp->tx_ring_size - diff;
e89bbf10
MC		 267}
268
b6016b76
MC		 269static u32
270bnx2_reg_rd_ind(struct bnx2 *bp, u32 offset)
271{
1b8227c4
MC		 272 u32 val;
273
274 spin_lock_bh(&bp->indirect_lock);
b6016b76 275 REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, offset);
1b8227c4
MC		 276 val = REG_RD(bp, BNX2_PCICFG_REG_WINDOW);
277 spin_unlock_bh(&bp->indirect_lock);
278 return val;
b6016b76
MC		 279}
280
281static void
282bnx2_reg_wr_ind(struct bnx2 *bp, u32 offset, u32 val)
283{
1b8227c4 284 spin_lock_bh(&bp->indirect_lock);
b6016b76
MC		 285 REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, offset);
286 REG_WR(bp, BNX2_PCICFG_REG_WINDOW, val);
1b8227c4 287 spin_unlock_bh(&bp->indirect_lock);
b6016b76
MC		 288}
289
2726d6e1
MC		 290static void
291bnx2_shmem_wr(struct bnx2 *bp, u32 offset, u32 val)
292{
293 bnx2_reg_wr_ind(bp, bp->shmem_base + offset, val);
294}
295
296static u32
297bnx2_shmem_rd(struct bnx2 *bp, u32 offset)
298{
807540ba 299 return bnx2_reg_rd_ind(bp, bp->shmem_base + offset);
2726d6e1
MC		 300}
301
b6016b76
MC		 302static void
303bnx2_ctx_wr(struct bnx2 *bp, u32 cid_addr, u32 offset, u32 val)
304{
305 offset += cid_addr;
1b8227c4 306 spin_lock_bh(&bp->indirect_lock);
59b47d8a
MC		 307 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
308 int i;
309
310 REG_WR(bp, BNX2_CTX_CTX_DATA, val);
311 REG_WR(bp, BNX2_CTX_CTX_CTRL,
312 offset | BNX2_CTX_CTX_CTRL_WRITE_REQ);
313 for (i = 0; i < 5; i++) {
59b47d8a
MC		 314 val = REG_RD(bp, BNX2_CTX_CTX_CTRL);
315 if ((val & BNX2_CTX_CTX_CTRL_WRITE_REQ) == 0)
316 break;
317 udelay(5);
318 }
319 } else {
320 REG_WR(bp, BNX2_CTX_DATA_ADR, offset);
321 REG_WR(bp, BNX2_CTX_DATA, val);
322 }
1b8227c4 323 spin_unlock_bh(&bp->indirect_lock);
b6016b76
MC		 324}
325
4edd473f
MC		 326#ifdef BCM_CNIC
327static int
328bnx2_drv_ctl(struct net_device *dev, struct drv_ctl_info *info)
329{
330 struct bnx2 *bp = netdev_priv(dev);
331 struct drv_ctl_io *io = &info->data.io;
332
333 switch (info->cmd) {
334 case DRV_CTL_IO_WR_CMD:
335 bnx2_reg_wr_ind(bp, io->offset, io->data);
336 break;
337 case DRV_CTL_IO_RD_CMD:
338 io->data = bnx2_reg_rd_ind(bp, io->offset);
339 break;
340 case DRV_CTL_CTX_WR_CMD:
341 bnx2_ctx_wr(bp, io->cid_addr, io->offset, io->data);
342 break;
343 default:
344 return -EINVAL;
345 }
346 return 0;
347}
348
349static void bnx2_setup_cnic_irq_info(struct bnx2 *bp)
350{
351 struct cnic_eth_dev *cp = &bp->cnic_eth_dev;
352 struct bnx2_napi *bnapi = &bp->bnx2_napi[0];
353 int sb_id;
354
355 if (bp->flags & BNX2_FLAG_USING_MSIX) {
356 cp->drv_state |= CNIC_DRV_STATE_USING_MSIX;
357 bnapi->cnic_present = 0;
358 sb_id = bp->irq_nvecs;
359 cp->irq_arr[0].irq_flags |= CNIC_IRQ_FL_MSIX;
360 } else {
361 cp->drv_state &= ~CNIC_DRV_STATE_USING_MSIX;
362 bnapi->cnic_tag = bnapi->last_status_idx;
363 bnapi->cnic_present = 1;
364 sb_id = 0;
365 cp->irq_arr[0].irq_flags &= ~CNIC_IRQ_FL_MSIX;
366 }
367
368 cp->irq_arr[0].vector = bp->irq_tbl[sb_id].vector;
369 cp->irq_arr[0].status_blk = (void *)
370 ((unsigned long) bnapi->status_blk.msi +
371 (BNX2_SBLK_MSIX_ALIGN_SIZE * sb_id));
372 cp->irq_arr[0].status_blk_num = sb_id;
373 cp->num_irq = 1;
374}
375
376static int bnx2_register_cnic(struct net_device *dev, struct cnic_ops *ops,
377 void *data)
378{
379 struct bnx2 *bp = netdev_priv(dev);
380 struct cnic_eth_dev *cp = &bp->cnic_eth_dev;
381
382 if (ops == NULL)
383 return -EINVAL;
384
385 if (cp->drv_state & CNIC_DRV_STATE_REGD)
386 return -EBUSY;
387
388 bp->cnic_data = data;
389 rcu_assign_pointer(bp->cnic_ops, ops);
390
391 cp->num_irq = 0;
392 cp->drv_state = CNIC_DRV_STATE_REGD;
393
394 bnx2_setup_cnic_irq_info(bp);
395
396 return 0;
397}
398
399static int bnx2_unregister_cnic(struct net_device *dev)
400{
401 struct bnx2 *bp = netdev_priv(dev);
402 struct bnx2_napi *bnapi = &bp->bnx2_napi[0];
403 struct cnic_eth_dev *cp = &bp->cnic_eth_dev;
404
c5a88950 405 mutex_lock(&bp->cnic_lock);
4edd473f
MC		 406 cp->drv_state = 0;
407 bnapi->cnic_present = 0;
408 rcu_assign_pointer(bp->cnic_ops, NULL);
c5a88950 409 mutex_unlock(&bp->cnic_lock);
4edd473f
MC		 410 synchronize_rcu();
411 return 0;
412}
413
414struct cnic_eth_dev *bnx2_cnic_probe(struct net_device *dev)
415{
416 struct bnx2 *bp = netdev_priv(dev);
417 struct cnic_eth_dev *cp = &bp->cnic_eth_dev;
418
419 cp->drv_owner = THIS_MODULE;
420 cp->chip_id = bp->chip_id;
421 cp->pdev = bp->pdev;
422 cp->io_base = bp->regview;
423 cp->drv_ctl = bnx2_drv_ctl;
424 cp->drv_register_cnic = bnx2_register_cnic;
425 cp->drv_unregister_cnic = bnx2_unregister_cnic;
426
427 return cp;
428}
429EXPORT_SYMBOL(bnx2_cnic_probe);
430
431static void
432bnx2_cnic_stop(struct bnx2 *bp)
433{
434 struct cnic_ops *c_ops;
435 struct cnic_ctl_info info;
436
c5a88950 437 mutex_lock(&bp->cnic_lock);
13707f9e
ED		 438 c_ops = rcu_dereference_protected(bp->cnic_ops,
439 lockdep_is_held(&bp->cnic_lock));
4edd473f
MC		 440 if (c_ops) {
441 info.cmd = CNIC_CTL_STOP_CMD;
442 c_ops->cnic_ctl(bp->cnic_data, &info);
443 }
c5a88950 444 mutex_unlock(&bp->cnic_lock);
4edd473f
MC		 445}
446
447static void
448bnx2_cnic_start(struct bnx2 *bp)
449{
450 struct cnic_ops *c_ops;
451 struct cnic_ctl_info info;
452
c5a88950 453 mutex_lock(&bp->cnic_lock);
13707f9e
ED		 454 c_ops = rcu_dereference_protected(bp->cnic_ops,
455 lockdep_is_held(&bp->cnic_lock));
4edd473f
MC		 456 if (c_ops) {
457 if (!(bp->flags & BNX2_FLAG_USING_MSIX)) {
458 struct bnx2_napi *bnapi = &bp->bnx2_napi[0];
459
460 bnapi->cnic_tag = bnapi->last_status_idx;
461 }
462 info.cmd = CNIC_CTL_START_CMD;
463 c_ops->cnic_ctl(bp->cnic_data, &info);
464 }
c5a88950 465 mutex_unlock(&bp->cnic_lock);
4edd473f
MC		 466}
467
468#else
469
470static void
471bnx2_cnic_stop(struct bnx2 *bp)
472{
473}
474
475static void
476bnx2_cnic_start(struct bnx2 *bp)
477{
478}
479
480#endif
481
b6016b76
MC		 482static int
483bnx2_read_phy(struct bnx2 *bp, u32 reg, u32 *val)
484{
485 u32 val1;
486 int i, ret;
487
583c28e5 488 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 489 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
490 val1 &= ~BNX2_EMAC_MDIO_MODE_AUTO_POLL;
491
492 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
493 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
494
495 udelay(40);
496 }
497
498 val1 = (bp->phy_addr << 21) | (reg << 16) |
499 BNX2_EMAC_MDIO_COMM_COMMAND_READ | BNX2_EMAC_MDIO_COMM_DISEXT |
500 BNX2_EMAC_MDIO_COMM_START_BUSY;
501 REG_WR(bp, BNX2_EMAC_MDIO_COMM, val1);
502
503 for (i = 0; i < 50; i++) {
504 udelay(10);
505
506 val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM);
507 if (!(val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)) {
508 udelay(5);
509
510 val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM);
511 val1 &= BNX2_EMAC_MDIO_COMM_DATA;
512
513 break;
514 }
515 }
516
517 if (val1 & BNX2_EMAC_MDIO_COMM_START_BUSY) {
518 *val = 0x0;
519 ret = -EBUSY;
520 }
521 else {
522 *val = val1;
523 ret = 0;
524 }
525
583c28e5 526 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 527 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
528 val1 |= BNX2_EMAC_MDIO_MODE_AUTO_POLL;
529
530 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
531 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
532
533 udelay(40);
534 }
535
536 return ret;
537}
538
539static int
540bnx2_write_phy(struct bnx2 *bp, u32 reg, u32 val)
541{
542 u32 val1;
543 int i, ret;
544
583c28e5 545 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 546 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
547 val1 &= ~BNX2_EMAC_MDIO_MODE_AUTO_POLL;
548
549 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
550 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
551
552 udelay(40);
553 }
554
555 val1 = (bp->phy_addr << 21) | (reg << 16) | val |
556 BNX2_EMAC_MDIO_COMM_COMMAND_WRITE |
557 BNX2_EMAC_MDIO_COMM_START_BUSY | BNX2_EMAC_MDIO_COMM_DISEXT;
558 REG_WR(bp, BNX2_EMAC_MDIO_COMM, val1);
6aa20a22 559
b6016b76
MC		 560 for (i = 0; i < 50; i++) {
561 udelay(10);
562
563 val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM);
564 if (!(val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)) {
565 udelay(5);
566 break;
567 }
568 }
569
570 if (val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)
571 ret = -EBUSY;
572 else
573 ret = 0;
574
583c28e5 575 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 576 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
577 val1 |= BNX2_EMAC_MDIO_MODE_AUTO_POLL;
578
579 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
580 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
581
582 udelay(40);
583 }
584
585 return ret;
586}
587
588static void
589bnx2_disable_int(struct bnx2 *bp)
590{
b4b36042
MC		 591 int i;
592 struct bnx2_napi *bnapi;
593
594 for (i = 0; i < bp->irq_nvecs; i++) {
595 bnapi = &bp->bnx2_napi[i];
596 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
597 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
598 }
b6016b76
MC		 599 REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD);
600}
601
602static void
603bnx2_enable_int(struct bnx2 *bp)
604{
b4b36042
MC		 605 int i;
606 struct bnx2_napi *bnapi;
35efa7c1 607
b4b36042
MC		 608 for (i = 0; i < bp->irq_nvecs; i++) {
609 bnapi = &bp->bnx2_napi[i];
1269a8a6 610
b4b36042
MC		 611 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
612 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
613 BNX2_PCICFG_INT_ACK_CMD_MASK_INT |
614 bnapi->last_status_idx);
b6016b76 615
b4b36042
MC		 616 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
617 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
618 bnapi->last_status_idx);
619 }
bf5295bb 620 REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW);
b6016b76
MC		 621}
622
623static void
624bnx2_disable_int_sync(struct bnx2 *bp)
625{
b4b36042
MC		 626 int i;
627
b6016b76 628 atomic_inc(&bp->intr_sem);
3767546c
MC		 629 if (!netif_running(bp->dev))
630 return;
631
b6016b76 632 bnx2_disable_int(bp);
b4b36042
MC		 633 for (i = 0; i < bp->irq_nvecs; i++)
634 synchronize_irq(bp->irq_tbl[i].vector);
b6016b76
MC		 635}
636
35efa7c1
MC		 637static void
638bnx2_napi_disable(struct bnx2 *bp)
639{
b4b36042
MC		 640 int i;
641
642 for (i = 0; i < bp->irq_nvecs; i++)
643 napi_disable(&bp->bnx2_napi[i].napi);
35efa7c1
MC		 644}
645
646static void
647bnx2_napi_enable(struct bnx2 *bp)
648{
b4b36042
MC		 649 int i;
650
651 for (i = 0; i < bp->irq_nvecs; i++)
652 napi_enable(&bp->bnx2_napi[i].napi);
35efa7c1
MC		 653}
654
b6016b76 655static void
212f9934 656bnx2_netif_stop(struct bnx2 *bp, bool stop_cnic)
b6016b76 657{
212f9934
MC		 658 if (stop_cnic)
659 bnx2_cnic_stop(bp);
b6016b76 660 if (netif_running(bp->dev)) {
35efa7c1 661 bnx2_napi_disable(bp);
b6016b76 662 netif_tx_disable(bp->dev);
b6016b76 663 }
b7466560 664 bnx2_disable_int_sync(bp);
a0ba6760 665 netif_carrier_off(bp->dev); /* prevent tx timeout */
b6016b76
MC		 666}
667
668static void
212f9934 669bnx2_netif_start(struct bnx2 *bp, bool start_cnic)
b6016b76
MC		 670{
671 if (atomic_dec_and_test(&bp->intr_sem)) {
672 if (netif_running(bp->dev)) {
706bf240 673 netif_tx_wake_all_queues(bp->dev);
a0ba6760
MC		 674 spin_lock_bh(&bp->phy_lock);
675 if (bp->link_up)
676 netif_carrier_on(bp->dev);
677 spin_unlock_bh(&bp->phy_lock);
35efa7c1 678 bnx2_napi_enable(bp);
b6016b76 679 bnx2_enable_int(bp);
212f9934
MC		 680 if (start_cnic)
681 bnx2_cnic_start(bp);
b6016b76
MC		 682 }
683 }
684}
685
35e9010b
MC		 686static void
687bnx2_free_tx_mem(struct bnx2 *bp)
688{
689 int i;
690
691 for (i = 0; i < bp->num_tx_rings; i++) {
692 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
693 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
694
695 if (txr->tx_desc_ring) {
36227e88
SG		 696 dma_free_coherent(&bp->pdev->dev, TXBD_RING_SIZE,
697 txr->tx_desc_ring,
698 txr->tx_desc_mapping);
35e9010b
MC		 699 txr->tx_desc_ring = NULL;
700 }
701 kfree(txr->tx_buf_ring);
702 txr->tx_buf_ring = NULL;
703 }
704}
705
bb4f98ab
MC		 706static void
707bnx2_free_rx_mem(struct bnx2 *bp)
708{
709 int i;
710
711 for (i = 0; i < bp->num_rx_rings; i++) {
712 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
713 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
714 int j;
715
716 for (j = 0; j < bp->rx_max_ring; j++) {
717 if (rxr->rx_desc_ring[j])
36227e88
SG		 718 dma_free_coherent(&bp->pdev->dev, RXBD_RING_SIZE,
719 rxr->rx_desc_ring[j],
720 rxr->rx_desc_mapping[j]);
bb4f98ab
MC		 721 rxr->rx_desc_ring[j] = NULL;
722 }
25b0b999 723 vfree(rxr->rx_buf_ring);
bb4f98ab
MC		 724 rxr->rx_buf_ring = NULL;
725
726 for (j = 0; j < bp->rx_max_pg_ring; j++) {
727 if (rxr->rx_pg_desc_ring[j])
36227e88
SG		 728 dma_free_coherent(&bp->pdev->dev, RXBD_RING_SIZE,
729 rxr->rx_pg_desc_ring[j],
730 rxr->rx_pg_desc_mapping[j]);
3298a738 731 rxr->rx_pg_desc_ring[j] = NULL;
bb4f98ab 732 }
25b0b999 733 vfree(rxr->rx_pg_ring);
bb4f98ab
MC		 734 rxr->rx_pg_ring = NULL;
735 }
736}
737
35e9010b
MC		 738static int
739bnx2_alloc_tx_mem(struct bnx2 *bp)
740{
741 int i;
742
743 for (i = 0; i < bp->num_tx_rings; i++) {
744 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
745 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
746
747 txr->tx_buf_ring = kzalloc(SW_TXBD_RING_SIZE, GFP_KERNEL);
748 if (txr->tx_buf_ring == NULL)
749 return -ENOMEM;
750
751 txr->tx_desc_ring =
36227e88
SG		 752 dma_alloc_coherent(&bp->pdev->dev, TXBD_RING_SIZE,
753 &txr->tx_desc_mapping, GFP_KERNEL);
35e9010b
MC		 754 if (txr->tx_desc_ring == NULL)
755 return -ENOMEM;
756 }
757 return 0;
758}
759
bb4f98ab
MC		 760static int
761bnx2_alloc_rx_mem(struct bnx2 *bp)
762{
763 int i;
764
765 for (i = 0; i < bp->num_rx_rings; i++) {
766 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
767 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
768 int j;
769
770 rxr->rx_buf_ring =
89bf67f1 771 vzalloc(SW_RXBD_RING_SIZE * bp->rx_max_ring);
bb4f98ab
MC		 772 if (rxr->rx_buf_ring == NULL)
773 return -ENOMEM;
774
bb4f98ab
MC		 775 for (j = 0; j < bp->rx_max_ring; j++) {
776 rxr->rx_desc_ring[j] =
36227e88
SG		 777 dma_alloc_coherent(&bp->pdev->dev,
778 RXBD_RING_SIZE,
779 &rxr->rx_desc_mapping[j],
780 GFP_KERNEL);
bb4f98ab
MC		 781 if (rxr->rx_desc_ring[j] == NULL)
782 return -ENOMEM;
783
784 }
785
786 if (bp->rx_pg_ring_size) {
89bf67f1 787 rxr->rx_pg_ring = vzalloc(SW_RXPG_RING_SIZE *
bb4f98ab
MC		 788 bp->rx_max_pg_ring);
789 if (rxr->rx_pg_ring == NULL)
790 return -ENOMEM;
791
bb4f98ab
MC		 792 }
793
794 for (j = 0; j < bp->rx_max_pg_ring; j++) {
795 rxr->rx_pg_desc_ring[j] =
36227e88
SG		 796 dma_alloc_coherent(&bp->pdev->dev,
797 RXBD_RING_SIZE,
798 &rxr->rx_pg_desc_mapping[j],
799 GFP_KERNEL);
bb4f98ab
MC		 800 if (rxr->rx_pg_desc_ring[j] == NULL)
801 return -ENOMEM;
802
803 }
804 }
805 return 0;
806}
807
b6016b76
MC		 808static void
809bnx2_free_mem(struct bnx2 *bp)
810{
13daffa2 811 int i;
43e80b89 812 struct bnx2_napi *bnapi = &bp->bnx2_napi[0];
13daffa2 813
35e9010b 814 bnx2_free_tx_mem(bp);
bb4f98ab 815 bnx2_free_rx_mem(bp);
35e9010b 816
59b47d8a
MC		 817 for (i = 0; i < bp->ctx_pages; i++) {
818 if (bp->ctx_blk[i]) {
36227e88
SG		 819 dma_free_coherent(&bp->pdev->dev, BCM_PAGE_SIZE,
820 bp->ctx_blk[i],
821 bp->ctx_blk_mapping[i]);
59b47d8a
MC		 822 bp->ctx_blk[i] = NULL;
823 }
824 }
43e80b89 825 if (bnapi->status_blk.msi) {
36227e88
SG		 826 dma_free_coherent(&bp->pdev->dev, bp->status_stats_size,
827 bnapi->status_blk.msi,
828 bp->status_blk_mapping);
43e80b89 829 bnapi->status_blk.msi = NULL;
0f31f994 830 bp->stats_blk = NULL;
b6016b76 831 }
b6016b76
MC		 832}
833
834static int
835bnx2_alloc_mem(struct bnx2 *bp)
836{
35e9010b 837 int i, status_blk_size, err;
43e80b89
MC		 838 struct bnx2_napi *bnapi;
839 void *status_blk;
b6016b76 840
0f31f994
MC		 841 /* Combine status and statistics blocks into one allocation. */
842 status_blk_size = L1_CACHE_ALIGN(sizeof(struct status_block));
f86e82fb 843 if (bp->flags & BNX2_FLAG_MSIX_CAP)
b4b36042
MC		 844 status_blk_size = L1_CACHE_ALIGN(BNX2_MAX_MSIX_HW_VEC *
845 BNX2_SBLK_MSIX_ALIGN_SIZE);
0f31f994
MC		 846 bp->status_stats_size = status_blk_size +
847 sizeof(struct statistics_block);
848
36227e88
SG		 849 status_blk = dma_alloc_coherent(&bp->pdev->dev, bp->status_stats_size,
850 &bp->status_blk_mapping, GFP_KERNEL);
43e80b89 851 if (status_blk == NULL)
b6016b76
MC		 852 goto alloc_mem_err;
853
43e80b89 854 memset(status_blk, 0, bp->status_stats_size);
b6016b76 855
43e80b89
MC		 856 bnapi = &bp->bnx2_napi[0];
857 bnapi->status_blk.msi = status_blk;
858 bnapi->hw_tx_cons_ptr =
859 &bnapi->status_blk.msi->status_tx_quick_consumer_index0;
860 bnapi->hw_rx_cons_ptr =
861 &bnapi->status_blk.msi->status_rx_quick_consumer_index0;
f86e82fb 862 if (bp->flags & BNX2_FLAG_MSIX_CAP) {
379b39a2 863 for (i = 1; i < bp->irq_nvecs; i++) {
43e80b89
MC		 864 struct status_block_msix *sblk;
865
866 bnapi = &bp->bnx2_napi[i];
b4b36042 867
43e80b89
MC		 868 sblk = (void *) (status_blk +
869 BNX2_SBLK_MSIX_ALIGN_SIZE * i);
870 bnapi->status_blk.msix = sblk;
871 bnapi->hw_tx_cons_ptr =
872 &sblk->status_tx_quick_consumer_index;
873 bnapi->hw_rx_cons_ptr =
874 &sblk->status_rx_quick_consumer_index;
b4b36042
MC		 875 bnapi->int_num = i << 24;
876 }
877 }
35efa7c1 878
43e80b89 879 bp->stats_blk = status_blk + status_blk_size;
b6016b76 880
0f31f994 881 bp->stats_blk_mapping = bp->status_blk_mapping + status_blk_size;
b6016b76 882
59b47d8a
MC		 883 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
884 bp->ctx_pages = 0x2000 / BCM_PAGE_SIZE;
885 if (bp->ctx_pages == 0)
886 bp->ctx_pages = 1;
887 for (i = 0; i < bp->ctx_pages; i++) {
36227e88 888 bp->ctx_blk[i] = dma_alloc_coherent(&bp->pdev->dev,
59b47d8a 889 BCM_PAGE_SIZE,
36227e88
SG		 890 &bp->ctx_blk_mapping[i],
891 GFP_KERNEL);
59b47d8a
MC		 892 if (bp->ctx_blk[i] == NULL)
893 goto alloc_mem_err;
894 }
895 }
35e9010b 896
bb4f98ab
MC		 897 err = bnx2_alloc_rx_mem(bp);
898 if (err)
899 goto alloc_mem_err;
900
35e9010b
MC		 901 err = bnx2_alloc_tx_mem(bp);
902 if (err)
903 goto alloc_mem_err;
904
b6016b76
MC		 905 return 0;
906
907alloc_mem_err:
908 bnx2_free_mem(bp);
909 return -ENOMEM;
910}
911
e3648b3d
MC		 912static void
913bnx2_report_fw_link(struct bnx2 *bp)
914{
915 u32 fw_link_status = 0;
916
583c28e5 917 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 918 return;
919
e3648b3d
MC		 920 if (bp->link_up) {
921 u32 bmsr;
922
923 switch (bp->line_speed) {
924 case SPEED_10:
925 if (bp->duplex == DUPLEX_HALF)
926 fw_link_status = BNX2_LINK_STATUS_10HALF;
927 else
928 fw_link_status = BNX2_LINK_STATUS_10FULL;
929 break;
930 case SPEED_100:
931 if (bp->duplex == DUPLEX_HALF)
932 fw_link_status = BNX2_LINK_STATUS_100HALF;
933 else
934 fw_link_status = BNX2_LINK_STATUS_100FULL;
935 break;
936 case SPEED_1000:
937 if (bp->duplex == DUPLEX_HALF)
938 fw_link_status = BNX2_LINK_STATUS_1000HALF;
939 else
940 fw_link_status = BNX2_LINK_STATUS_1000FULL;
941 break;
942 case SPEED_2500:
943 if (bp->duplex == DUPLEX_HALF)
944 fw_link_status = BNX2_LINK_STATUS_2500HALF;
945 else
946 fw_link_status = BNX2_LINK_STATUS_2500FULL;
947 break;
948 }
949
950 fw_link_status |= BNX2_LINK_STATUS_LINK_UP;
951
952 if (bp->autoneg) {
953 fw_link_status |= BNX2_LINK_STATUS_AN_ENABLED;
954
ca58c3af
MC		 955 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
956 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
e3648b3d
MC		 957
958 if (!(bmsr & BMSR_ANEGCOMPLETE) ||
583c28e5 959 bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT)
e3648b3d
MC		 960 fw_link_status |= BNX2_LINK_STATUS_PARALLEL_DET;
961 else
962 fw_link_status |= BNX2_LINK_STATUS_AN_COMPLETE;
963 }
964 }
965 else
966 fw_link_status = BNX2_LINK_STATUS_LINK_DOWN;
967
2726d6e1 968 bnx2_shmem_wr(bp, BNX2_LINK_STATUS, fw_link_status);
e3648b3d
MC		 969}
970
9b1084b8
MC		 971static char *
972bnx2_xceiver_str(struct bnx2 *bp)
973{
807540ba 974 return (bp->phy_port == PORT_FIBRE) ? "SerDes" :
583c28e5 975 ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) ? "Remote Copper" :
807540ba 976 "Copper");
9b1084b8
MC		 977}
978
b6016b76
MC		 979static void
980bnx2_report_link(struct bnx2 *bp)
981{
982 if (bp->link_up) {
983 netif_carrier_on(bp->dev);
3a9c6a49
JP		 984 netdev_info(bp->dev, "NIC %s Link is Up, %d Mbps %s duplex",
985 bnx2_xceiver_str(bp),
986 bp->line_speed,
987 bp->duplex == DUPLEX_FULL ? "full" : "half");
b6016b76
MC		 988
989 if (bp->flow_ctrl) {
990 if (bp->flow_ctrl & FLOW_CTRL_RX) {
3a9c6a49 991 pr_cont(", receive ");
b6016b76 992 if (bp->flow_ctrl & FLOW_CTRL_TX)
3a9c6a49 993 pr_cont("& transmit ");
b6016b76
MC		 994 }
995 else {
3a9c6a49 996 pr_cont(", transmit ");
b6016b76 997 }
3a9c6a49 998 pr_cont("flow control ON");
b6016b76 999 }
3a9c6a49
JP		 1000 pr_cont("\n");
1001 } else {
b6016b76 1002 netif_carrier_off(bp->dev);
3a9c6a49
JP		 1003 netdev_err(bp->dev, "NIC %s Link is Down\n",
1004 bnx2_xceiver_str(bp));
b6016b76 1005 }
e3648b3d
MC		 1006
1007 bnx2_report_fw_link(bp);
b6016b76
MC		 1008}
1009
1010static void
1011bnx2_resolve_flow_ctrl(struct bnx2 *bp)
1012{
1013 u32 local_adv, remote_adv;
1014
1015 bp->flow_ctrl = 0;
6aa20a22 1016 if ((bp->autoneg & (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) !=
b6016b76
MC		 1017 (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) {
1018
1019 if (bp->duplex == DUPLEX_FULL) {
1020 bp->flow_ctrl = bp->req_flow_ctrl;
1021 }
1022 return;
1023 }
1024
1025 if (bp->duplex != DUPLEX_FULL) {
1026 return;
1027 }
1028
583c28e5 1029 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
5b0c76ad
MC		 1030 (CHIP_NUM(bp) == CHIP_NUM_5708)) {
1031 u32 val;
1032
1033 bnx2_read_phy(bp, BCM5708S_1000X_STAT1, &val);
1034 if (val & BCM5708S_1000X_STAT1_TX_PAUSE)
1035 bp->flow_ctrl |= FLOW_CTRL_TX;
1036 if (val & BCM5708S_1000X_STAT1_RX_PAUSE)
1037 bp->flow_ctrl |= FLOW_CTRL_RX;
1038 return;
1039 }
1040
ca58c3af
MC		 1041 bnx2_read_phy(bp, bp->mii_adv, &local_adv);
1042 bnx2_read_phy(bp, bp->mii_lpa, &remote_adv);
b6016b76 1043
583c28e5 1044 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1045 u32 new_local_adv = 0;
1046 u32 new_remote_adv = 0;
1047
1048 if (local_adv & ADVERTISE_1000XPAUSE)
1049 new_local_adv |= ADVERTISE_PAUSE_CAP;
1050 if (local_adv & ADVERTISE_1000XPSE_ASYM)
1051 new_local_adv |= ADVERTISE_PAUSE_ASYM;
1052 if (remote_adv & ADVERTISE_1000XPAUSE)
1053 new_remote_adv |= ADVERTISE_PAUSE_CAP;
1054 if (remote_adv & ADVERTISE_1000XPSE_ASYM)
1055 new_remote_adv |= ADVERTISE_PAUSE_ASYM;
1056
1057 local_adv = new_local_adv;
1058 remote_adv = new_remote_adv;
1059 }
1060
1061 /* See Table 28B-3 of 802.3ab-1999 spec. */
1062 if (local_adv & ADVERTISE_PAUSE_CAP) {
1063 if(local_adv & ADVERTISE_PAUSE_ASYM) {
1064 if (remote_adv & ADVERTISE_PAUSE_CAP) {
1065 bp->flow_ctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
1066 }
1067 else if (remote_adv & ADVERTISE_PAUSE_ASYM) {
1068 bp->flow_ctrl = FLOW_CTRL_RX;
1069 }
1070 }
1071 else {
1072 if (remote_adv & ADVERTISE_PAUSE_CAP) {
1073 bp->flow_ctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
1074 }
1075 }
1076 }
1077 else if (local_adv & ADVERTISE_PAUSE_ASYM) {
1078 if ((remote_adv & ADVERTISE_PAUSE_CAP) &&
1079 (remote_adv & ADVERTISE_PAUSE_ASYM)) {
1080
1081 bp->flow_ctrl = FLOW_CTRL_TX;
1082 }
1083 }
1084}
1085
27a005b8
MC		 1086static int
1087bnx2_5709s_linkup(struct bnx2 *bp)
1088{
1089 u32 val, speed;
1090
1091 bp->link_up = 1;
1092
1093 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_GP_STATUS);
1094 bnx2_read_phy(bp, MII_BNX2_GP_TOP_AN_STATUS1, &val);
1095 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1096
1097 if ((bp->autoneg & AUTONEG_SPEED) == 0) {
1098 bp->line_speed = bp->req_line_speed;
1099 bp->duplex = bp->req_duplex;
1100 return 0;
1101 }
1102 speed = val & MII_BNX2_GP_TOP_AN_SPEED_MSK;
1103 switch (speed) {
1104 case MII_BNX2_GP_TOP_AN_SPEED_10:
1105 bp->line_speed = SPEED_10;
1106 break;
1107 case MII_BNX2_GP_TOP_AN_SPEED_100:
1108 bp->line_speed = SPEED_100;
1109 break;
1110 case MII_BNX2_GP_TOP_AN_SPEED_1G:
1111 case MII_BNX2_GP_TOP_AN_SPEED_1GKV:
1112 bp->line_speed = SPEED_1000;
1113 break;
1114 case MII_BNX2_GP_TOP_AN_SPEED_2_5G:
1115 bp->line_speed = SPEED_2500;
1116 break;
1117 }
1118 if (val & MII_BNX2_GP_TOP_AN_FD)
1119 bp->duplex = DUPLEX_FULL;
1120 else
1121 bp->duplex = DUPLEX_HALF;
1122 return 0;
1123}
1124
b6016b76 1125static int
5b0c76ad
MC		 1126bnx2_5708s_linkup(struct bnx2 *bp)
1127{
1128 u32 val;
1129
1130 bp->link_up = 1;
1131 bnx2_read_phy(bp, BCM5708S_1000X_STAT1, &val);
1132 switch (val & BCM5708S_1000X_STAT1_SPEED_MASK) {
1133 case BCM5708S_1000X_STAT1_SPEED_10:
1134 bp->line_speed = SPEED_10;
1135 break;
1136 case BCM5708S_1000X_STAT1_SPEED_100:
1137 bp->line_speed = SPEED_100;
1138 break;
1139 case BCM5708S_1000X_STAT1_SPEED_1G:
1140 bp->line_speed = SPEED_1000;
1141 break;
1142 case BCM5708S_1000X_STAT1_SPEED_2G5:
1143 bp->line_speed = SPEED_2500;
1144 break;
1145 }
1146 if (val & BCM5708S_1000X_STAT1_FD)
1147 bp->duplex = DUPLEX_FULL;
1148 else
1149 bp->duplex = DUPLEX_HALF;
1150
1151 return 0;
1152}
1153
1154static int
1155bnx2_5706s_linkup(struct bnx2 *bp)
b6016b76
MC		 1156{
1157 u32 bmcr, local_adv, remote_adv, common;
1158
1159 bp->link_up = 1;
1160 bp->line_speed = SPEED_1000;
1161
ca58c3af 1162 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 1163 if (bmcr & BMCR_FULLDPLX) {
1164 bp->duplex = DUPLEX_FULL;
1165 }
1166 else {
1167 bp->duplex = DUPLEX_HALF;
1168 }
1169
1170 if (!(bmcr & BMCR_ANENABLE)) {
1171 return 0;
1172 }
1173
ca58c3af
MC		 1174 bnx2_read_phy(bp, bp->mii_adv, &local_adv);
1175 bnx2_read_phy(bp, bp->mii_lpa, &remote_adv);
b6016b76
MC		 1176
1177 common = local_adv & remote_adv;
1178 if (common & (ADVERTISE_1000XHALF | ADVERTISE_1000XFULL)) {
1179
1180 if (common & ADVERTISE_1000XFULL) {
1181 bp->duplex = DUPLEX_FULL;
1182 }
1183 else {
1184 bp->duplex = DUPLEX_HALF;
1185 }
1186 }
1187
1188 return 0;
1189}
1190
1191static int
1192bnx2_copper_linkup(struct bnx2 *bp)
1193{
1194 u32 bmcr;
1195
ca58c3af 1196 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 1197 if (bmcr & BMCR_ANENABLE) {
1198 u32 local_adv, remote_adv, common;
1199
1200 bnx2_read_phy(bp, MII_CTRL1000, &local_adv);
1201 bnx2_read_phy(bp, MII_STAT1000, &remote_adv);
1202
1203 common = local_adv & (remote_adv >> 2);
1204 if (common & ADVERTISE_1000FULL) {
1205 bp->line_speed = SPEED_1000;
1206 bp->duplex = DUPLEX_FULL;
1207 }
1208 else if (common & ADVERTISE_1000HALF) {
1209 bp->line_speed = SPEED_1000;
1210 bp->duplex = DUPLEX_HALF;
1211 }
1212 else {
ca58c3af
MC		 1213 bnx2_read_phy(bp, bp->mii_adv, &local_adv);
1214 bnx2_read_phy(bp, bp->mii_lpa, &remote_adv);
b6016b76
MC		 1215
1216 common = local_adv & remote_adv;
1217 if (common & ADVERTISE_100FULL) {
1218 bp->line_speed = SPEED_100;
1219 bp->duplex = DUPLEX_FULL;
1220 }
1221 else if (common & ADVERTISE_100HALF) {
1222 bp->line_speed = SPEED_100;
1223 bp->duplex = DUPLEX_HALF;
1224 }
1225 else if (common & ADVERTISE_10FULL) {
1226 bp->line_speed = SPEED_10;
1227 bp->duplex = DUPLEX_FULL;
1228 }
1229 else if (common & ADVERTISE_10HALF) {
1230 bp->line_speed = SPEED_10;
1231 bp->duplex = DUPLEX_HALF;
1232 }
1233 else {
1234 bp->line_speed = 0;
1235 bp->link_up = 0;
1236 }
1237 }
1238 }
1239 else {
1240 if (bmcr & BMCR_SPEED100) {
1241 bp->line_speed = SPEED_100;
1242 }
1243 else {
1244 bp->line_speed = SPEED_10;
1245 }
1246 if (bmcr & BMCR_FULLDPLX) {
1247 bp->duplex = DUPLEX_FULL;
1248 }
1249 else {
1250 bp->duplex = DUPLEX_HALF;
1251 }
1252 }
1253
1254 return 0;
1255}
1256
83e3fc89 1257static void
bb4f98ab 1258bnx2_init_rx_context(struct bnx2 *bp, u32 cid)
83e3fc89 1259{
bb4f98ab 1260 u32 val, rx_cid_addr = GET_CID_ADDR(cid);
83e3fc89
MC		 1261
1262 val = BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE;
1263 val |= BNX2_L2CTX_CTX_TYPE_SIZE_L2;
1264 val |= 0x02 << 8;
1265
22fa159d
MC		 1266 if (bp->flow_ctrl & FLOW_CTRL_TX)
1267 val |= BNX2_L2CTX_FLOW_CTRL_ENABLE;
83e3fc89 1268
83e3fc89
MC		 1269 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_CTX_TYPE, val);
1270}
1271
bb4f98ab
MC		 1272static void
1273bnx2_init_all_rx_contexts(struct bnx2 *bp)
1274{
1275 int i;
1276 u32 cid;
1277
1278 for (i = 0, cid = RX_CID; i < bp->num_rx_rings; i++, cid++) {
1279 if (i == 1)
1280 cid = RX_RSS_CID;
1281 bnx2_init_rx_context(bp, cid);
1282 }
1283}
1284
344478db 1285static void
b6016b76
MC		 1286bnx2_set_mac_link(struct bnx2 *bp)
1287{
1288 u32 val;
1289
1290 REG_WR(bp, BNX2_EMAC_TX_LENGTHS, 0x2620);
1291 if (bp->link_up && (bp->line_speed == SPEED_1000) &&
1292 (bp->duplex == DUPLEX_HALF)) {
1293 REG_WR(bp, BNX2_EMAC_TX_LENGTHS, 0x26ff);
1294 }
1295
1296 /* Configure the EMAC mode register. */
1297 val = REG_RD(bp, BNX2_EMAC_MODE);
1298
1299 val &= ~(BNX2_EMAC_MODE_PORT | BNX2_EMAC_MODE_HALF_DUPLEX |
5b0c76ad 1300 BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK |
59b47d8a 1301 BNX2_EMAC_MODE_25G_MODE);
b6016b76
MC		 1302
1303 if (bp->link_up) {
5b0c76ad
MC		 1304 switch (bp->line_speed) {
1305 case SPEED_10:
59b47d8a
MC		 1306 if (CHIP_NUM(bp) != CHIP_NUM_5706) {
1307 val |= BNX2_EMAC_MODE_PORT_MII_10M;
5b0c76ad
MC		 1308 break;
1309 }
1310 /* fall through */
1311 case SPEED_100:
1312 val |= BNX2_EMAC_MODE_PORT_MII;
1313 break;
1314 case SPEED_2500:
59b47d8a 1315 val |= BNX2_EMAC_MODE_25G_MODE;
5b0c76ad
MC		 1316 /* fall through */
1317 case SPEED_1000:
1318 val |= BNX2_EMAC_MODE_PORT_GMII;
1319 break;
1320 }
b6016b76
MC		 1321 }
1322 else {
1323 val |= BNX2_EMAC_MODE_PORT_GMII;
1324 }
1325
1326 /* Set the MAC to operate in the appropriate duplex mode. */
1327 if (bp->duplex == DUPLEX_HALF)
1328 val |= BNX2_EMAC_MODE_HALF_DUPLEX;
1329 REG_WR(bp, BNX2_EMAC_MODE, val);
1330
1331 /* Enable/disable rx PAUSE. */
1332 bp->rx_mode &= ~BNX2_EMAC_RX_MODE_FLOW_EN;
1333
1334 if (bp->flow_ctrl & FLOW_CTRL_RX)
1335 bp->rx_mode |= BNX2_EMAC_RX_MODE_FLOW_EN;
1336 REG_WR(bp, BNX2_EMAC_RX_MODE, bp->rx_mode);
1337
1338 /* Enable/disable tx PAUSE. */
1339 val = REG_RD(bp, BNX2_EMAC_TX_MODE);
1340 val &= ~BNX2_EMAC_TX_MODE_FLOW_EN;
1341
1342 if (bp->flow_ctrl & FLOW_CTRL_TX)
1343 val |= BNX2_EMAC_TX_MODE_FLOW_EN;
1344 REG_WR(bp, BNX2_EMAC_TX_MODE, val);
1345
1346 /* Acknowledge the interrupt. */
1347 REG_WR(bp, BNX2_EMAC_STATUS, BNX2_EMAC_STATUS_LINK_CHANGE);
1348
22fa159d 1349 bnx2_init_all_rx_contexts(bp);
b6016b76
MC		 1350}
1351
27a005b8
MC		 1352static void
1353bnx2_enable_bmsr1(struct bnx2 *bp)
1354{
583c28e5 1355 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
27a005b8
MC		 1356 (CHIP_NUM(bp) == CHIP_NUM_5709))
1357 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1358 MII_BNX2_BLK_ADDR_GP_STATUS);
1359}
1360
1361static void
1362bnx2_disable_bmsr1(struct bnx2 *bp)
1363{
583c28e5 1364 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
27a005b8
MC		 1365 (CHIP_NUM(bp) == CHIP_NUM_5709))
1366 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1367 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1368}
1369
605a9e20
MC		 1370static int
1371bnx2_test_and_enable_2g5(struct bnx2 *bp)
1372{
1373 u32 up1;
1374 int ret = 1;
1375
583c28e5 1376 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1377 return 0;
1378
1379 if (bp->autoneg & AUTONEG_SPEED)
1380 bp->advertising |= ADVERTISED_2500baseX_Full;
1381
27a005b8
MC		 1382 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1383 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G);
1384
605a9e20
MC		 1385 bnx2_read_phy(bp, bp->mii_up1, &up1);
1386 if (!(up1 & BCM5708S_UP1_2G5)) {
1387 up1 |= BCM5708S_UP1_2G5;
1388 bnx2_write_phy(bp, bp->mii_up1, up1);
1389 ret = 0;
1390 }
1391
27a005b8
MC		 1392 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1393 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1394 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1395
605a9e20
MC		 1396 return ret;
1397}
1398
1399static int
1400bnx2_test_and_disable_2g5(struct bnx2 *bp)
1401{
1402 u32 up1;
1403 int ret = 0;
1404
583c28e5 1405 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1406 return 0;
1407
27a005b8
MC		 1408 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1409 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G);
1410
605a9e20
MC		 1411 bnx2_read_phy(bp, bp->mii_up1, &up1);
1412 if (up1 & BCM5708S_UP1_2G5) {
1413 up1 &= ~BCM5708S_UP1_2G5;
1414 bnx2_write_phy(bp, bp->mii_up1, up1);
1415 ret = 1;
1416 }
1417
27a005b8
MC		 1418 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1419 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1420 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1421
605a9e20
MC		 1422 return ret;
1423}
1424
1425static void
1426bnx2_enable_forced_2g5(struct bnx2 *bp)
1427{
cbd6890c
MC		 1428 u32 uninitialized_var(bmcr);
1429 int err;
605a9e20 1430
583c28e5 1431 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1432 return;
1433
27a005b8
MC		 1434 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1435 u32 val;
1436
1437 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1438 MII_BNX2_BLK_ADDR_SERDES_DIG);
cbd6890c
MC		 1439 if (!bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_MISC1, &val)) {
1440 val &= ~MII_BNX2_SD_MISC1_FORCE_MSK;
1441 val |= MII_BNX2_SD_MISC1_FORCE |
1442 MII_BNX2_SD_MISC1_FORCE_2_5G;
1443 bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_MISC1, val);
1444 }
27a005b8
MC		 1445
1446 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1447 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
cbd6890c 1448 err = bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
27a005b8
MC		 1449
1450 } else if (CHIP_NUM(bp) == CHIP_NUM_5708) {
cbd6890c
MC		 1451 err = bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1452 if (!err)
1453 bmcr |= BCM5708S_BMCR_FORCE_2500;
c7079857
ED		 1454 } else {
1455 return;
605a9e20
MC		 1456 }
1457
cbd6890c
MC		 1458 if (err)
1459 return;
1460
605a9e20
MC		 1461 if (bp->autoneg & AUTONEG_SPEED) {
1462 bmcr &= ~BMCR_ANENABLE;
1463 if (bp->req_duplex == DUPLEX_FULL)
1464 bmcr |= BMCR_FULLDPLX;
1465 }
1466 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
1467}
1468
1469static void
1470bnx2_disable_forced_2g5(struct bnx2 *bp)
1471{
cbd6890c
MC		 1472 u32 uninitialized_var(bmcr);
1473 int err;
605a9e20 1474
583c28e5 1475 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1476 return;
1477
27a005b8
MC		 1478 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1479 u32 val;
1480
1481 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1482 MII_BNX2_BLK_ADDR_SERDES_DIG);
cbd6890c
MC		 1483 if (!bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_MISC1, &val)) {
1484 val &= ~MII_BNX2_SD_MISC1_FORCE;
1485 bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_MISC1, val);
1486 }
27a005b8
MC		 1487
1488 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1489 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
cbd6890c 1490 err = bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
27a005b8
MC		 1491
1492 } else if (CHIP_NUM(bp) == CHIP_NUM_5708) {
cbd6890c
MC		 1493 err = bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1494 if (!err)
1495 bmcr &= ~BCM5708S_BMCR_FORCE_2500;
c7079857
ED		 1496 } else {
1497 return;
605a9e20
MC		 1498 }
1499
cbd6890c
MC		 1500 if (err)
1501 return;
1502
605a9e20
MC		 1503 if (bp->autoneg & AUTONEG_SPEED)
1504 bmcr |= BMCR_SPEED1000 | BMCR_ANENABLE | BMCR_ANRESTART;
1505 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
1506}
1507
b2fadeae
MC		 1508static void
1509bnx2_5706s_force_link_dn(struct bnx2 *bp, int start)
1510{
1511 u32 val;
1512
1513 bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, MII_EXPAND_SERDES_CTL);
1514 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &val);
1515 if (start)
1516 bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val & 0xff0f);
1517 else
1518 bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val | 0xc0);
1519}
1520
b6016b76
MC		 1521static int
1522bnx2_set_link(struct bnx2 *bp)
1523{
1524 u32 bmsr;
1525 u8 link_up;
1526
80be4434 1527 if (bp->loopback == MAC_LOOPBACK || bp->loopback == PHY_LOOPBACK) {
b6016b76
MC		 1528 bp->link_up = 1;
1529 return 0;
1530 }
1531
583c28e5 1532 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 1533 return 0;
1534
b6016b76
MC		 1535 link_up = bp->link_up;
1536
27a005b8
MC		 1537 bnx2_enable_bmsr1(bp);
1538 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
1539 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
1540 bnx2_disable_bmsr1(bp);
b6016b76 1541
583c28e5 1542 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
b6016b76 1543 (CHIP_NUM(bp) == CHIP_NUM_5706)) {
a2724e25 1544 u32 val, an_dbg;
b6016b76 1545
583c28e5 1546 if (bp->phy_flags & BNX2_PHY_FLAG_FORCED_DOWN) {
b2fadeae 1547 bnx2_5706s_force_link_dn(bp, 0);
583c28e5 1548 bp->phy_flags &= ~BNX2_PHY_FLAG_FORCED_DOWN;
b2fadeae 1549 }
b6016b76 1550 val = REG_RD(bp, BNX2_EMAC_STATUS);
a2724e25
MC		 1551
1552 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG);
1553 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
1554 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
1555
1556 if ((val & BNX2_EMAC_STATUS_LINK) &&
1557 !(an_dbg & MISC_SHDW_AN_DBG_NOSYNC))
b6016b76
MC		 1558 bmsr |= BMSR_LSTATUS;
1559 else
1560 bmsr &= ~BMSR_LSTATUS;
1561 }
1562
1563 if (bmsr & BMSR_LSTATUS) {
1564 bp->link_up = 1;
1565
583c28e5 1566 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
5b0c76ad
MC		 1567 if (CHIP_NUM(bp) == CHIP_NUM_5706)
1568 bnx2_5706s_linkup(bp);
1569 else if (CHIP_NUM(bp) == CHIP_NUM_5708)
1570 bnx2_5708s_linkup(bp);
27a005b8
MC		 1571 else if (CHIP_NUM(bp) == CHIP_NUM_5709)
1572 bnx2_5709s_linkup(bp);
b6016b76
MC		 1573 }
1574 else {
1575 bnx2_copper_linkup(bp);
1576 }
1577 bnx2_resolve_flow_ctrl(bp);
1578 }
1579 else {
583c28e5 1580 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
605a9e20
MC		 1581 (bp->autoneg & AUTONEG_SPEED))
1582 bnx2_disable_forced_2g5(bp);
b6016b76 1583
583c28e5 1584 if (bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT) {
b2fadeae
MC		 1585 u32 bmcr;
1586
1587 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1588 bmcr |= BMCR_ANENABLE;
1589 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
1590
583c28e5 1591 bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT;
b2fadeae 1592 }
b6016b76
MC		 1593 bp->link_up = 0;
1594 }
1595
1596 if (bp->link_up != link_up) {
1597 bnx2_report_link(bp);
1598 }
1599
1600 bnx2_set_mac_link(bp);
1601
1602 return 0;
1603}
1604
1605static int
1606bnx2_reset_phy(struct bnx2 *bp)
1607{
1608 int i;
1609 u32 reg;
1610
ca58c3af 1611 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_RESET);
b6016b76
MC		 1612
1613#define PHY_RESET_MAX_WAIT 100
1614 for (i = 0; i < PHY_RESET_MAX_WAIT; i++) {
1615 udelay(10);
1616
ca58c3af 1617 bnx2_read_phy(bp, bp->mii_bmcr, &reg);
b6016b76
MC		 1618 if (!(reg & BMCR_RESET)) {
1619 udelay(20);
1620 break;
1621 }
1622 }
1623 if (i == PHY_RESET_MAX_WAIT) {
1624 return -EBUSY;
1625 }
1626 return 0;
1627}
1628
1629static u32
1630bnx2_phy_get_pause_adv(struct bnx2 *bp)
1631{
1632 u32 adv = 0;
1633
1634 if ((bp->req_flow_ctrl & (FLOW_CTRL_RX | FLOW_CTRL_TX)) ==
1635 (FLOW_CTRL_RX | FLOW_CTRL_TX)) {
1636
583c28e5 1637 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1638 adv = ADVERTISE_1000XPAUSE;
1639 }
1640 else {
1641 adv = ADVERTISE_PAUSE_CAP;
1642 }
1643 }
1644 else if (bp->req_flow_ctrl & FLOW_CTRL_TX) {
583c28e5 1645 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1646 adv = ADVERTISE_1000XPSE_ASYM;
1647 }
1648 else {
1649 adv = ADVERTISE_PAUSE_ASYM;
1650 }
1651 }
1652 else if (bp->req_flow_ctrl & FLOW_CTRL_RX) {
583c28e5 1653 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1654 adv = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM;
1655 }
1656 else {
1657 adv = ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
1658 }
1659 }
1660 return adv;
1661}
1662
a2f13890 1663static int bnx2_fw_sync(struct bnx2 *, u32, int, int);
0d8a6571 1664
b6016b76 1665static int
0d8a6571 1666bnx2_setup_remote_phy(struct bnx2 *bp, u8 port)
52d07b1f
HH		 1667__releases(&bp->phy_lock)
1668__acquires(&bp->phy_lock)
0d8a6571
MC		 1669{
1670 u32 speed_arg = 0, pause_adv;
1671
1672 pause_adv = bnx2_phy_get_pause_adv(bp);
1673
1674 if (bp->autoneg & AUTONEG_SPEED) {
1675 speed_arg |= BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG;
1676 if (bp->advertising & ADVERTISED_10baseT_Half)
1677 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_10HALF;
1678 if (bp->advertising & ADVERTISED_10baseT_Full)
1679 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_10FULL;
1680 if (bp->advertising & ADVERTISED_100baseT_Half)
1681 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_100HALF;
1682 if (bp->advertising & ADVERTISED_100baseT_Full)
1683 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_100FULL;
1684 if (bp->advertising & ADVERTISED_1000baseT_Full)
1685 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_1GFULL;
1686 if (bp->advertising & ADVERTISED_2500baseX_Full)
1687 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_2G5FULL;
1688 } else {
1689 if (bp->req_line_speed == SPEED_2500)
1690 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_2G5FULL;
1691 else if (bp->req_line_speed == SPEED_1000)
1692 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_1GFULL;
1693 else if (bp->req_line_speed == SPEED_100) {
1694 if (bp->req_duplex == DUPLEX_FULL)
1695 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_100FULL;
1696 else
1697 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_100HALF;
1698 } else if (bp->req_line_speed == SPEED_10) {
1699 if (bp->req_duplex == DUPLEX_FULL)
1700 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_10FULL;
1701 else
1702 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_10HALF;
1703 }
1704 }
1705
1706 if (pause_adv & (ADVERTISE_1000XPAUSE | ADVERTISE_PAUSE_CAP))
1707 speed_arg |= BNX2_NETLINK_SET_LINK_FC_SYM_PAUSE;
c26736ec 1708 if (pause_adv & (ADVERTISE_1000XPSE_ASYM | ADVERTISE_PAUSE_ASYM))
0d8a6571
MC		 1709 speed_arg |= BNX2_NETLINK_SET_LINK_FC_ASYM_PAUSE;
1710
1711 if (port == PORT_TP)
1712 speed_arg |= BNX2_NETLINK_SET_LINK_PHY_APP_REMOTE |
1713 BNX2_NETLINK_SET_LINK_ETH_AT_WIRESPEED;
1714
2726d6e1 1715 bnx2_shmem_wr(bp, BNX2_DRV_MB_ARG0, speed_arg);
0d8a6571
MC		 1716
1717 spin_unlock_bh(&bp->phy_lock);
a2f13890 1718 bnx2_fw_sync(bp, BNX2_DRV_MSG_CODE_CMD_SET_LINK, 1, 0);
0d8a6571
MC		 1719 spin_lock_bh(&bp->phy_lock);
1720
1721 return 0;
1722}
1723
1724static int
1725bnx2_setup_serdes_phy(struct bnx2 *bp, u8 port)
52d07b1f
HH		 1726__releases(&bp->phy_lock)
1727__acquires(&bp->phy_lock)
b6016b76 1728{
605a9e20 1729 u32 adv, bmcr;
b6016b76
MC		 1730 u32 new_adv = 0;
1731
583c28e5 1732 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
807540ba 1733 return bnx2_setup_remote_phy(bp, port);
0d8a6571 1734
b6016b76
MC		 1735 if (!(bp->autoneg & AUTONEG_SPEED)) {
1736 u32 new_bmcr;
5b0c76ad
MC		 1737 int force_link_down = 0;
1738
605a9e20
MC		 1739 if (bp->req_line_speed == SPEED_2500) {
1740 if (!bnx2_test_and_enable_2g5(bp))
1741 force_link_down = 1;
1742 } else if (bp->req_line_speed == SPEED_1000) {
1743 if (bnx2_test_and_disable_2g5(bp))
1744 force_link_down = 1;
1745 }
ca58c3af 1746 bnx2_read_phy(bp, bp->mii_adv, &adv);
80be4434
MC		 1747 adv &= ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF);
1748
ca58c3af 1749 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
605a9e20 1750 new_bmcr = bmcr & ~BMCR_ANENABLE;
80be4434 1751 new_bmcr |= BMCR_SPEED1000;
605a9e20 1752
27a005b8
MC		 1753 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1754 if (bp->req_line_speed == SPEED_2500)
1755 bnx2_enable_forced_2g5(bp);
1756 else if (bp->req_line_speed == SPEED_1000) {
1757 bnx2_disable_forced_2g5(bp);
1758 new_bmcr &= ~0x2000;
1759 }
1760
1761 } else if (CHIP_NUM(bp) == CHIP_NUM_5708) {
605a9e20
MC		 1762 if (bp->req_line_speed == SPEED_2500)
1763 new_bmcr |= BCM5708S_BMCR_FORCE_2500;
1764 else
1765 new_bmcr = bmcr & ~BCM5708S_BMCR_FORCE_2500;
5b0c76ad
MC		 1766 }
1767
b6016b76 1768 if (bp->req_duplex == DUPLEX_FULL) {
5b0c76ad 1769 adv |= ADVERTISE_1000XFULL;
b6016b76
MC		 1770 new_bmcr |= BMCR_FULLDPLX;
1771 }
1772 else {
5b0c76ad 1773 adv |= ADVERTISE_1000XHALF;
b6016b76
MC		 1774 new_bmcr &= ~BMCR_FULLDPLX;
1775 }
5b0c76ad 1776 if ((new_bmcr != bmcr) || (force_link_down)) {
b6016b76
MC		 1777 /* Force a link down visible on the other side */
1778 if (bp->link_up) {
ca58c3af 1779 bnx2_write_phy(bp, bp->mii_adv, adv &
5b0c76ad
MC		 1780 ~(ADVERTISE_1000XFULL |
1781 ADVERTISE_1000XHALF));
ca58c3af 1782 bnx2_write_phy(bp, bp->mii_bmcr, bmcr |
b6016b76
MC		 1783 BMCR_ANRESTART | BMCR_ANENABLE);
1784
1785 bp->link_up = 0;
1786 netif_carrier_off(bp->dev);
ca58c3af 1787 bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr);
80be4434 1788 bnx2_report_link(bp);
b6016b76 1789 }
ca58c3af
MC		 1790 bnx2_write_phy(bp, bp->mii_adv, adv);
1791 bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr);
605a9e20
MC		 1792 } else {
1793 bnx2_resolve_flow_ctrl(bp);
1794 bnx2_set_mac_link(bp);
b6016b76
MC		 1795 }
1796 return 0;
1797 }
1798
605a9e20 1799 bnx2_test_and_enable_2g5(bp);
5b0c76ad 1800
b6016b76
MC		 1801 if (bp->advertising & ADVERTISED_1000baseT_Full)
1802 new_adv |= ADVERTISE_1000XFULL;
1803
1804 new_adv |= bnx2_phy_get_pause_adv(bp);
1805
ca58c3af
MC		 1806 bnx2_read_phy(bp, bp->mii_adv, &adv);
1807 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 1808
1809 bp->serdes_an_pending = 0;
1810 if ((adv != new_adv) || ((bmcr & BMCR_ANENABLE) == 0)) {
1811 /* Force a link down visible on the other side */
1812 if (bp->link_up) {
ca58c3af 1813 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK);
80be4434
MC		 1814 spin_unlock_bh(&bp->phy_lock);
1815 msleep(20);
1816 spin_lock_bh(&bp->phy_lock);
b6016b76
MC		 1817 }
1818
ca58c3af
MC		 1819 bnx2_write_phy(bp, bp->mii_adv, new_adv);
1820 bnx2_write_phy(bp, bp->mii_bmcr, bmcr | BMCR_ANRESTART |
b6016b76 1821 BMCR_ANENABLE);
f8dd064e
MC		 1822 /* Speed up link-up time when the link partner
1823 * does not autonegotiate which is very common
1824 * in blade servers. Some blade servers use
1825 * IPMI for kerboard input and it's important
1826 * to minimize link disruptions. Autoneg. involves
1827 * exchanging base pages plus 3 next pages and
1828 * normally completes in about 120 msec.
1829 */
40105c0b 1830 bp->current_interval = BNX2_SERDES_AN_TIMEOUT;
f8dd064e
MC		 1831 bp->serdes_an_pending = 1;
1832 mod_timer(&bp->timer, jiffies + bp->current_interval);
605a9e20
MC		 1833 } else {
1834 bnx2_resolve_flow_ctrl(bp);
1835 bnx2_set_mac_link(bp);
b6016b76
MC		 1836 }
1837
1838 return 0;
1839}
1840
1841#define ETHTOOL_ALL_FIBRE_SPEED \
583c28e5 1842 (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) ? \
deaf391b
MC		 1843 (ADVERTISED_2500baseX_Full | ADVERTISED_1000baseT_Full) :\
1844 (ADVERTISED_1000baseT_Full)
b6016b76
MC		 1845
1846#define ETHTOOL_ALL_COPPER_SPEED \
1847 (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full | \
1848 ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full | \
1849 ADVERTISED_1000baseT_Full)
1850
1851#define PHY_ALL_10_100_SPEED (ADVERTISE_10HALF | ADVERTISE_10FULL | \
1852 ADVERTISE_100HALF | ADVERTISE_100FULL | ADVERTISE_CSMA)
6aa20a22 1853
b6016b76
MC		 1854#define PHY_ALL_1000_SPEED (ADVERTISE_1000HALF | ADVERTISE_1000FULL)
1855
0d8a6571
MC		 1856static void
1857bnx2_set_default_remote_link(struct bnx2 *bp)
1858{
1859 u32 link;
1860
1861 if (bp->phy_port == PORT_TP)
2726d6e1 1862 link = bnx2_shmem_rd(bp, BNX2_RPHY_COPPER_LINK);
0d8a6571 1863 else
2726d6e1 1864 link = bnx2_shmem_rd(bp, BNX2_RPHY_SERDES_LINK);
0d8a6571
MC		 1865
1866 if (link & BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG) {
1867 bp->req_line_speed = 0;
1868 bp->autoneg |= AUTONEG_SPEED;
1869 bp->advertising = ADVERTISED_Autoneg;
1870 if (link & BNX2_NETLINK_SET_LINK_SPEED_10HALF)
1871 bp->advertising |= ADVERTISED_10baseT_Half;
1872 if (link & BNX2_NETLINK_SET_LINK_SPEED_10FULL)
1873 bp->advertising |= ADVERTISED_10baseT_Full;
1874 if (link & BNX2_NETLINK_SET_LINK_SPEED_100HALF)
1875 bp->advertising |= ADVERTISED_100baseT_Half;
1876 if (link & BNX2_NETLINK_SET_LINK_SPEED_100FULL)
1877 bp->advertising |= ADVERTISED_100baseT_Full;
1878 if (link & BNX2_NETLINK_SET_LINK_SPEED_1GFULL)
1879 bp->advertising |= ADVERTISED_1000baseT_Full;
1880 if (link & BNX2_NETLINK_SET_LINK_SPEED_2G5FULL)
1881 bp->advertising |= ADVERTISED_2500baseX_Full;
1882 } else {
1883 bp->autoneg = 0;
1884 bp->advertising = 0;
1885 bp->req_duplex = DUPLEX_FULL;
1886 if (link & BNX2_NETLINK_SET_LINK_SPEED_10) {
1887 bp->req_line_speed = SPEED_10;
1888 if (link & BNX2_NETLINK_SET_LINK_SPEED_10HALF)
1889 bp->req_duplex = DUPLEX_HALF;
1890 }
1891 if (link & BNX2_NETLINK_SET_LINK_SPEED_100) {
1892 bp->req_line_speed = SPEED_100;
1893 if (link & BNX2_NETLINK_SET_LINK_SPEED_100HALF)
1894 bp->req_duplex = DUPLEX_HALF;
1895 }
1896 if (link & BNX2_NETLINK_SET_LINK_SPEED_1GFULL)
1897 bp->req_line_speed = SPEED_1000;
1898 if (link & BNX2_NETLINK_SET_LINK_SPEED_2G5FULL)
1899 bp->req_line_speed = SPEED_2500;
1900 }
1901}
1902
deaf391b
MC		 1903static void
1904bnx2_set_default_link(struct bnx2 *bp)
1905{
ab59859d
HH		 1906 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
1907 bnx2_set_default_remote_link(bp);
1908 return;
1909 }
0d8a6571 1910
deaf391b
MC		 1911 bp->autoneg = AUTONEG_SPEED | AUTONEG_FLOW_CTRL;
1912 bp->req_line_speed = 0;
583c28e5 1913 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
deaf391b
MC		 1914 u32 reg;
1915
1916 bp->advertising = ETHTOOL_ALL_FIBRE_SPEED | ADVERTISED_Autoneg;
1917
2726d6e1 1918 reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_CONFIG);
deaf391b
MC		 1919 reg &= BNX2_PORT_HW_CFG_CFG_DFLT_LINK_MASK;
1920 if (reg == BNX2_PORT_HW_CFG_CFG_DFLT_LINK_1G) {
1921 bp->autoneg = 0;
1922 bp->req_line_speed = bp->line_speed = SPEED_1000;
1923 bp->req_duplex = DUPLEX_FULL;
1924 }
1925 } else
1926 bp->advertising = ETHTOOL_ALL_COPPER_SPEED | ADVERTISED_Autoneg;
1927}
1928
df149d70
MC		 1929static void
1930bnx2_send_heart_beat(struct bnx2 *bp)
1931{
1932 u32 msg;
1933 u32 addr;
1934
1935 spin_lock(&bp->indirect_lock);
1936 msg = (u32) (++bp->fw_drv_pulse_wr_seq & BNX2_DRV_PULSE_SEQ_MASK);
1937 addr = bp->shmem_base + BNX2_DRV_PULSE_MB;
1938 REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, addr);
1939 REG_WR(bp, BNX2_PCICFG_REG_WINDOW, msg);
1940 spin_unlock(&bp->indirect_lock);
1941}
1942
0d8a6571
MC		 1943static void
1944bnx2_remote_phy_event(struct bnx2 *bp)
1945{
1946 u32 msg;
1947 u8 link_up = bp->link_up;
1948 u8 old_port;
1949
2726d6e1 1950 msg = bnx2_shmem_rd(bp, BNX2_LINK_STATUS);
0d8a6571 1951
df149d70
MC		 1952 if (msg & BNX2_LINK_STATUS_HEART_BEAT_EXPIRED)
1953 bnx2_send_heart_beat(bp);
1954
1955 msg &= ~BNX2_LINK_STATUS_HEART_BEAT_EXPIRED;
1956
0d8a6571
MC		 1957 if ((msg & BNX2_LINK_STATUS_LINK_UP) == BNX2_LINK_STATUS_LINK_DOWN)
1958 bp->link_up = 0;
1959 else {
1960 u32 speed;
1961
1962 bp->link_up = 1;
1963 speed = msg & BNX2_LINK_STATUS_SPEED_MASK;
1964 bp->duplex = DUPLEX_FULL;
1965 switch (speed) {
1966 case BNX2_LINK_STATUS_10HALF:
1967 bp->duplex = DUPLEX_HALF;
1968 case BNX2_LINK_STATUS_10FULL:
1969 bp->line_speed = SPEED_10;
1970 break;
1971 case BNX2_LINK_STATUS_100HALF:
1972 bp->duplex = DUPLEX_HALF;
1973 case BNX2_LINK_STATUS_100BASE_T4:
1974 case BNX2_LINK_STATUS_100FULL:
1975 bp->line_speed = SPEED_100;
1976 break;
1977 case BNX2_LINK_STATUS_1000HALF:
1978 bp->duplex = DUPLEX_HALF;
1979 case BNX2_LINK_STATUS_1000FULL:
1980 bp->line_speed = SPEED_1000;
1981 break;
1982 case BNX2_LINK_STATUS_2500HALF:
1983 bp->duplex = DUPLEX_HALF;
1984 case BNX2_LINK_STATUS_2500FULL:
1985 bp->line_speed = SPEED_2500;
1986 break;
1987 default:
1988 bp->line_speed = 0;
1989 break;
1990 }
1991
0d8a6571
MC		 1992 bp->flow_ctrl = 0;
1993 if ((bp->autoneg & (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) !=
1994 (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) {
1995 if (bp->duplex == DUPLEX_FULL)
1996 bp->flow_ctrl = bp->req_flow_ctrl;
1997 } else {
1998 if (msg & BNX2_LINK_STATUS_TX_FC_ENABLED)
1999 bp->flow_ctrl |= FLOW_CTRL_TX;
2000 if (msg & BNX2_LINK_STATUS_RX_FC_ENABLED)
2001 bp->flow_ctrl |= FLOW_CTRL_RX;
2002 }
2003
2004 old_port = bp->phy_port;
2005 if (msg & BNX2_LINK_STATUS_SERDES_LINK)
2006 bp->phy_port = PORT_FIBRE;
2007 else
2008 bp->phy_port = PORT_TP;
2009
2010 if (old_port != bp->phy_port)
2011 bnx2_set_default_link(bp);
2012
0d8a6571
MC		 2013 }
2014 if (bp->link_up != link_up)
2015 bnx2_report_link(bp);
2016
2017 bnx2_set_mac_link(bp);
2018}
2019
2020static int
2021bnx2_set_remote_link(struct bnx2 *bp)
2022{
2023 u32 evt_code;
2024
2726d6e1 2025 evt_code = bnx2_shmem_rd(bp, BNX2_FW_EVT_CODE_MB);
0d8a6571
MC		 2026 switch (evt_code) {
2027 case BNX2_FW_EVT_CODE_LINK_EVENT:
2028 bnx2_remote_phy_event(bp);
2029 break;
2030 case BNX2_FW_EVT_CODE_SW_TIMER_EXPIRATION_EVENT:
2031 default:
df149d70 2032 bnx2_send_heart_beat(bp);
0d8a6571
MC		 2033 break;
2034 }
2035 return 0;
2036}
2037
b6016b76
MC		 2038static int
2039bnx2_setup_copper_phy(struct bnx2 *bp)
52d07b1f
HH		 2040__releases(&bp->phy_lock)
2041__acquires(&bp->phy_lock)
b6016b76
MC		 2042{
2043 u32 bmcr;
2044 u32 new_bmcr;
2045
ca58c3af 2046 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 2047
2048 if (bp->autoneg & AUTONEG_SPEED) {
2049 u32 adv_reg, adv1000_reg;
2050 u32 new_adv_reg = 0;
2051 u32 new_adv1000_reg = 0;
2052
ca58c3af 2053 bnx2_read_phy(bp, bp->mii_adv, &adv_reg);
b6016b76
MC		 2054 adv_reg &= (PHY_ALL_10_100_SPEED | ADVERTISE_PAUSE_CAP |
2055 ADVERTISE_PAUSE_ASYM);
2056
2057 bnx2_read_phy(bp, MII_CTRL1000, &adv1000_reg);
2058 adv1000_reg &= PHY_ALL_1000_SPEED;
2059
2060 if (bp->advertising & ADVERTISED_10baseT_Half)
2061 new_adv_reg |= ADVERTISE_10HALF;
2062 if (bp->advertising & ADVERTISED_10baseT_Full)
2063 new_adv_reg |= ADVERTISE_10FULL;
2064 if (bp->advertising & ADVERTISED_100baseT_Half)
2065 new_adv_reg |= ADVERTISE_100HALF;
2066 if (bp->advertising & ADVERTISED_100baseT_Full)
2067 new_adv_reg |= ADVERTISE_100FULL;
2068 if (bp->advertising & ADVERTISED_1000baseT_Full)
2069 new_adv1000_reg |= ADVERTISE_1000FULL;
6aa20a22 2070
b6016b76
MC		 2071 new_adv_reg |= ADVERTISE_CSMA;
2072
2073 new_adv_reg |= bnx2_phy_get_pause_adv(bp);
2074
2075 if ((adv1000_reg != new_adv1000_reg) ||
2076 (adv_reg != new_adv_reg) ||
2077 ((bmcr & BMCR_ANENABLE) == 0)) {
2078
ca58c3af 2079 bnx2_write_phy(bp, bp->mii_adv, new_adv_reg);
b6016b76 2080 bnx2_write_phy(bp, MII_CTRL1000, new_adv1000_reg);
ca58c3af 2081 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_ANRESTART |
b6016b76
MC		 2082 BMCR_ANENABLE);
2083 }
2084 else if (bp->link_up) {
2085 /* Flow ctrl may have changed from auto to forced */
2086 /* or vice-versa. */
2087
2088 bnx2_resolve_flow_ctrl(bp);
2089 bnx2_set_mac_link(bp);
2090 }
2091 return 0;
2092 }
2093
2094 new_bmcr = 0;
2095 if (bp->req_line_speed == SPEED_100) {
2096 new_bmcr |= BMCR_SPEED100;
2097 }
2098 if (bp->req_duplex == DUPLEX_FULL) {
2099 new_bmcr |= BMCR_FULLDPLX;
2100 }
2101 if (new_bmcr != bmcr) {
2102 u32 bmsr;
b6016b76 2103
ca58c3af
MC		 2104 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
2105 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
6aa20a22 2106
b6016b76
MC		 2107 if (bmsr & BMSR_LSTATUS) {
2108 /* Force link down */
ca58c3af 2109 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK);
a16dda0e
MC		 2110 spin_unlock_bh(&bp->phy_lock);
2111 msleep(50);
2112 spin_lock_bh(&bp->phy_lock);
2113
ca58c3af
MC		 2114 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
2115 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
b6016b76
MC		 2116 }
2117
ca58c3af 2118 bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr);
b6016b76
MC		 2119
2120 /* Normally, the new speed is setup after the link has
2121 * gone down and up again. In some cases, link will not go
2122 * down so we need to set up the new speed here.
2123 */
2124 if (bmsr & BMSR_LSTATUS) {
2125 bp->line_speed = bp->req_line_speed;
2126 bp->duplex = bp->req_duplex;
2127 bnx2_resolve_flow_ctrl(bp);
2128 bnx2_set_mac_link(bp);
2129 }
27a005b8
MC		 2130 } else {
2131 bnx2_resolve_flow_ctrl(bp);
2132 bnx2_set_mac_link(bp);
b6016b76
MC		 2133 }
2134 return 0;
2135}
2136
2137static int
0d8a6571 2138bnx2_setup_phy(struct bnx2 *bp, u8 port)
52d07b1f
HH		 2139__releases(&bp->phy_lock)
2140__acquires(&bp->phy_lock)
b6016b76
MC		 2141{
2142 if (bp->loopback == MAC_LOOPBACK)
2143 return 0;
2144
583c28e5 2145 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
807540ba 2146 return bnx2_setup_serdes_phy(bp, port);
b6016b76
MC		 2147 }
2148 else {
807540ba 2149 return bnx2_setup_copper_phy(bp);
b6016b76
MC		 2150 }
2151}
2152
27a005b8 2153static int
9a120bc5 2154bnx2_init_5709s_phy(struct bnx2 *bp, int reset_phy)
27a005b8
MC		 2155{
2156 u32 val;
2157
2158 bp->mii_bmcr = MII_BMCR + 0x10;
2159 bp->mii_bmsr = MII_BMSR + 0x10;
2160 bp->mii_bmsr1 = MII_BNX2_GP_TOP_AN_STATUS1;
2161 bp->mii_adv = MII_ADVERTISE + 0x10;
2162 bp->mii_lpa = MII_LPA + 0x10;
2163 bp->mii_up1 = MII_BNX2_OVER1G_UP1;
2164
2165 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_AER);
2166 bnx2_write_phy(bp, MII_BNX2_AER_AER, MII_BNX2_AER_AER_AN_MMD);
2167
2168 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
9a120bc5
MC		 2169 if (reset_phy)
2170 bnx2_reset_phy(bp);
27a005b8
MC		 2171
2172 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_SERDES_DIG);
2173
2174 bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_1000XCTL1, &val);
2175 val &= ~MII_BNX2_SD_1000XCTL1_AUTODET;
2176 val |= MII_BNX2_SD_1000XCTL1_FIBER;
2177 bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_1000XCTL1, val);
2178
2179 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G);
2180 bnx2_read_phy(bp, MII_BNX2_OVER1G_UP1, &val);
583c28e5 2181 if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)
27a005b8
MC		 2182 val |= BCM5708S_UP1_2G5;
2183 else
2184 val &= ~BCM5708S_UP1_2G5;
2185 bnx2_write_phy(bp, MII_BNX2_OVER1G_UP1, val);
2186
2187 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_BAM_NXTPG);
2188 bnx2_read_phy(bp, MII_BNX2_BAM_NXTPG_CTL, &val);
2189 val |= MII_BNX2_NXTPG_CTL_T2 | MII_BNX2_NXTPG_CTL_BAM;
2190 bnx2_write_phy(bp, MII_BNX2_BAM_NXTPG_CTL, val);
2191
2192 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_CL73_USERB0);
2193
2194 val = MII_BNX2_CL73_BAM_EN | MII_BNX2_CL73_BAM_STA_MGR_EN |
2195 MII_BNX2_CL73_BAM_NP_AFT_BP_EN;
2196 bnx2_write_phy(bp, MII_BNX2_CL73_BAM_CTL1, val);
2197
2198 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
2199
2200 return 0;
2201}
2202
b6016b76 2203static int
9a120bc5 2204bnx2_init_5708s_phy(struct bnx2 *bp, int reset_phy)
5b0c76ad
MC		 2205{
2206 u32 val;
2207
9a120bc5
MC		 2208 if (reset_phy)
2209 bnx2_reset_phy(bp);
27a005b8
MC		 2210
2211 bp->mii_up1 = BCM5708S_UP1;
2212
5b0c76ad
MC		 2213 bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG3);
2214 bnx2_write_phy(bp, BCM5708S_DIG_3_0, BCM5708S_DIG_3_0_USE_IEEE);
2215 bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG);
2216
2217 bnx2_read_phy(bp, BCM5708S_1000X_CTL1, &val);
2218 val |= BCM5708S_1000X_CTL1_FIBER_MODE | BCM5708S_1000X_CTL1_AUTODET_EN;
2219 bnx2_write_phy(bp, BCM5708S_1000X_CTL1, val);
2220
2221 bnx2_read_phy(bp, BCM5708S_1000X_CTL2, &val);
2222 val |= BCM5708S_1000X_CTL2_PLLEL_DET_EN;
2223 bnx2_write_phy(bp, BCM5708S_1000X_CTL2, val);
2224
583c28e5 2225 if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) {
5b0c76ad
MC		 2226 bnx2_read_phy(bp, BCM5708S_UP1, &val);
2227 val |= BCM5708S_UP1_2G5;
2228 bnx2_write_phy(bp, BCM5708S_UP1, val);
2229 }
2230
2231 if ((CHIP_ID(bp) == CHIP_ID_5708_A0) ||
dda1e390
MC		 2232 (CHIP_ID(bp) == CHIP_ID_5708_B0) ||
2233 (CHIP_ID(bp) == CHIP_ID_5708_B1)) {
5b0c76ad
MC		 2234 /* increase tx signal amplitude */
2235 bnx2_write_phy(bp, BCM5708S_BLK_ADDR,
2236 BCM5708S_BLK_ADDR_TX_MISC);
2237 bnx2_read_phy(bp, BCM5708S_TX_ACTL1, &val);
2238 val &= ~BCM5708S_TX_ACTL1_DRIVER_VCM;
2239 bnx2_write_phy(bp, BCM5708S_TX_ACTL1, val);
2240 bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG);
2241 }
2242
2726d6e1 2243 val = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_CONFIG) &
5b0c76ad
MC		 2244 BNX2_PORT_HW_CFG_CFG_TXCTL3_MASK;
2245
2246 if (val) {
2247 u32 is_backplane;
2248
2726d6e1 2249 is_backplane = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG);
5b0c76ad
MC		 2250 if (is_backplane & BNX2_SHARED_HW_CFG_PHY_BACKPLANE) {
2251 bnx2_write_phy(bp, BCM5708S_BLK_ADDR,
2252 BCM5708S_BLK_ADDR_TX_MISC);
2253 bnx2_write_phy(bp, BCM5708S_TX_ACTL3, val);
2254 bnx2_write_phy(bp, BCM5708S_BLK_ADDR,
2255 BCM5708S_BLK_ADDR_DIG);
2256 }
2257 }
2258 return 0;
2259}
2260
2261static int
9a120bc5 2262bnx2_init_5706s_phy(struct bnx2 *bp, int reset_phy)
b6016b76 2263{
9a120bc5
MC		 2264 if (reset_phy)
2265 bnx2_reset_phy(bp);
27a005b8 2266
583c28e5 2267 bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT;
b6016b76 2268
59b47d8a
MC		 2269 if (CHIP_NUM(bp) == CHIP_NUM_5706)
2270 REG_WR(bp, BNX2_MISC_GP_HW_CTL0, 0x300);
b6016b76
MC		 2271
2272 if (bp->dev->mtu > 1500) {
2273 u32 val;
2274
2275 /* Set extended packet length bit */
2276 bnx2_write_phy(bp, 0x18, 0x7);
2277 bnx2_read_phy(bp, 0x18, &val);
2278 bnx2_write_phy(bp, 0x18, (val & 0xfff8) | 0x4000);
2279
2280 bnx2_write_phy(bp, 0x1c, 0x6c00);
2281 bnx2_read_phy(bp, 0x1c, &val);
2282 bnx2_write_phy(bp, 0x1c, (val & 0x3ff) | 0xec02);
2283 }
2284 else {
2285 u32 val;
2286
2287 bnx2_write_phy(bp, 0x18, 0x7);
2288 bnx2_read_phy(bp, 0x18, &val);
2289 bnx2_write_phy(bp, 0x18, val & ~0x4007);
2290
2291 bnx2_write_phy(bp, 0x1c, 0x6c00);
2292 bnx2_read_phy(bp, 0x1c, &val);
2293 bnx2_write_phy(bp, 0x1c, (val & 0x3fd) | 0xec00);
2294 }
2295
2296 return 0;
2297}
2298
2299static int
9a120bc5 2300bnx2_init_copper_phy(struct bnx2 *bp, int reset_phy)
b6016b76 2301{
5b0c76ad
MC		 2302 u32 val;
2303
9a120bc5
MC		 2304 if (reset_phy)
2305 bnx2_reset_phy(bp);
27a005b8 2306
583c28e5 2307 if (bp->phy_flags & BNX2_PHY_FLAG_CRC_FIX) {
b6016b76
MC		 2308 bnx2_write_phy(bp, 0x18, 0x0c00);
2309 bnx2_write_phy(bp, 0x17, 0x000a);
2310 bnx2_write_phy(bp, 0x15, 0x310b);
2311 bnx2_write_phy(bp, 0x17, 0x201f);
2312 bnx2_write_phy(bp, 0x15, 0x9506);
2313 bnx2_write_phy(bp, 0x17, 0x401f);
2314 bnx2_write_phy(bp, 0x15, 0x14e2);
2315 bnx2_write_phy(bp, 0x18, 0x0400);
2316 }
2317
583c28e5 2318 if (bp->phy_flags & BNX2_PHY_FLAG_DIS_EARLY_DAC) {
b659f44e
MC		 2319 bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS,
2320 MII_BNX2_DSP_EXPAND_REG | 0x8);
2321 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &val);
2322 val &= ~(1 << 8);
2323 bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val);
2324 }
2325
b6016b76 2326 if (bp->dev->mtu > 1500) {
b6016b76
MC		 2327 /* Set extended packet length bit */
2328 bnx2_write_phy(bp, 0x18, 0x7);
2329 bnx2_read_phy(bp, 0x18, &val);
2330 bnx2_write_phy(bp, 0x18, val | 0x4000);
2331
2332 bnx2_read_phy(bp, 0x10, &val);
2333 bnx2_write_phy(bp, 0x10, val | 0x1);
2334 }
2335 else {
b6016b76
MC		 2336 bnx2_write_phy(bp, 0x18, 0x7);
2337 bnx2_read_phy(bp, 0x18, &val);
2338 bnx2_write_phy(bp, 0x18, val & ~0x4007);
2339
2340 bnx2_read_phy(bp, 0x10, &val);
2341 bnx2_write_phy(bp, 0x10, val & ~0x1);
2342 }
2343
5b0c76ad
MC		 2344 /* ethernet@wirespeed */
2345 bnx2_write_phy(bp, 0x18, 0x7007);
2346 bnx2_read_phy(bp, 0x18, &val);
2347 bnx2_write_phy(bp, 0x18, val | (1 << 15) | (1 << 4));
b6016b76
MC		 2348 return 0;
2349}
2350
2351
2352static int
9a120bc5 2353bnx2_init_phy(struct bnx2 *bp, int reset_phy)
52d07b1f
HH		 2354__releases(&bp->phy_lock)
2355__acquires(&bp->phy_lock)
b6016b76
MC		 2356{
2357 u32 val;
2358 int rc = 0;
2359
583c28e5
MC		 2360 bp->phy_flags &= ~BNX2_PHY_FLAG_INT_MODE_MASK;
2361 bp->phy_flags |= BNX2_PHY_FLAG_INT_MODE_LINK_READY;
b6016b76 2362
ca58c3af
MC		 2363 bp->mii_bmcr = MII_BMCR;
2364 bp->mii_bmsr = MII_BMSR;
27a005b8 2365 bp->mii_bmsr1 = MII_BMSR;
ca58c3af
MC		 2366 bp->mii_adv = MII_ADVERTISE;
2367 bp->mii_lpa = MII_LPA;
2368
b6016b76
MC		 2369 REG_WR(bp, BNX2_EMAC_ATTENTION_ENA, BNX2_EMAC_ATTENTION_ENA_LINK);
2370
583c28e5 2371 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 2372 goto setup_phy;
2373
b6016b76
MC		 2374 bnx2_read_phy(bp, MII_PHYSID1, &val);
2375 bp->phy_id = val << 16;
2376 bnx2_read_phy(bp, MII_PHYSID2, &val);
2377 bp->phy_id |= val & 0xffff;
2378
583c28e5 2379 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
5b0c76ad 2380 if (CHIP_NUM(bp) == CHIP_NUM_5706)
9a120bc5 2381 rc = bnx2_init_5706s_phy(bp, reset_phy);
5b0c76ad 2382 else if (CHIP_NUM(bp) == CHIP_NUM_5708)
9a120bc5 2383 rc = bnx2_init_5708s_phy(bp, reset_phy);
27a005b8 2384 else if (CHIP_NUM(bp) == CHIP_NUM_5709)
9a120bc5 2385 rc = bnx2_init_5709s_phy(bp, reset_phy);
b6016b76
MC		 2386 }
2387 else {
9a120bc5 2388 rc = bnx2_init_copper_phy(bp, reset_phy);
b6016b76
MC		 2389 }
2390
0d8a6571
MC		 2391setup_phy:
2392 if (!rc)
2393 rc = bnx2_setup_phy(bp, bp->phy_port);
b6016b76
MC		 2394
2395 return rc;
2396}
2397
2398static int
2399bnx2_set_mac_loopback(struct bnx2 *bp)
2400{
2401 u32 mac_mode;
2402
2403 mac_mode = REG_RD(bp, BNX2_EMAC_MODE);
2404 mac_mode &= ~BNX2_EMAC_MODE_PORT;
2405 mac_mode |= BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK;
2406 REG_WR(bp, BNX2_EMAC_MODE, mac_mode);
2407 bp->link_up = 1;
2408 return 0;
2409}
2410
bc5a0690
MC		 2411static int bnx2_test_link(struct bnx2 *);
2412
2413static int
2414bnx2_set_phy_loopback(struct bnx2 *bp)
2415{
2416 u32 mac_mode;
2417 int rc, i;
2418
2419 spin_lock_bh(&bp->phy_lock);
ca58c3af 2420 rc = bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK | BMCR_FULLDPLX |
bc5a0690
MC		 2421 BMCR_SPEED1000);
2422 spin_unlock_bh(&bp->phy_lock);
2423 if (rc)
2424 return rc;
2425
2426 for (i = 0; i < 10; i++) {
2427 if (bnx2_test_link(bp) == 0)
2428 break;
80be4434 2429 msleep(100);
bc5a0690
MC		 2430 }
2431
2432 mac_mode = REG_RD(bp, BNX2_EMAC_MODE);
2433 mac_mode &= ~(BNX2_EMAC_MODE_PORT | BNX2_EMAC_MODE_HALF_DUPLEX |
2434 BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK |
59b47d8a 2435 BNX2_EMAC_MODE_25G_MODE);
bc5a0690
MC		 2436
2437 mac_mode |= BNX2_EMAC_MODE_PORT_GMII;
2438 REG_WR(bp, BNX2_EMAC_MODE, mac_mode);
2439 bp->link_up = 1;
2440 return 0;
2441}
2442
b6016b76 2443static int
a2f13890 2444bnx2_fw_sync(struct bnx2 *bp, u32 msg_data, int ack, int silent)
b6016b76
MC		 2445{
2446 int i;
2447 u32 val;
2448
b6016b76
MC		 2449 bp->fw_wr_seq++;
2450 msg_data |= bp->fw_wr_seq;
2451
2726d6e1 2452 bnx2_shmem_wr(bp, BNX2_DRV_MB, msg_data);
b6016b76 2453
a2f13890
MC		 2454 if (!ack)
2455 return 0;
2456
b6016b76 2457 /* wait for an acknowledgement. */
40105c0b 2458 for (i = 0; i < (BNX2_FW_ACK_TIME_OUT_MS / 10); i++) {
b090ae2b 2459 msleep(10);
b6016b76 2460
2726d6e1 2461 val = bnx2_shmem_rd(bp, BNX2_FW_MB);
b6016b76
MC		 2462
2463 if ((val & BNX2_FW_MSG_ACK) == (msg_data & BNX2_DRV_MSG_SEQ))
2464 break;
2465 }
b090ae2b
MC		 2466 if ((msg_data & BNX2_DRV_MSG_DATA) == BNX2_DRV_MSG_DATA_WAIT0)
2467 return 0;
b6016b76
MC		 2468
2469 /* If we timed out, inform the firmware that this is the case. */
b090ae2b
MC		 2470 if ((val & BNX2_FW_MSG_ACK) != (msg_data & BNX2_DRV_MSG_SEQ)) {
2471 if (!silent)
3a9c6a49 2472 pr_err("fw sync timeout, reset code = %x\n", msg_data);
b6016b76
MC		 2473
2474 msg_data &= ~BNX2_DRV_MSG_CODE;
2475 msg_data |= BNX2_DRV_MSG_CODE_FW_TIMEOUT;
2476
2726d6e1 2477 bnx2_shmem_wr(bp, BNX2_DRV_MB, msg_data);
b6016b76 2478
b6016b76
MC		 2479 return -EBUSY;
2480 }
2481
b090ae2b
MC		 2482 if ((val & BNX2_FW_MSG_STATUS_MASK) != BNX2_FW_MSG_STATUS_OK)
2483 return -EIO;
2484
b6016b76
MC		 2485 return 0;
2486}
2487
59b47d8a
MC		 2488static int
2489bnx2_init_5709_context(struct bnx2 *bp)
2490{
2491 int i, ret = 0;
2492 u32 val;
2493
2494 val = BNX2_CTX_COMMAND_ENABLED | BNX2_CTX_COMMAND_MEM_INIT | (1 << 12);
2495 val |= (BCM_PAGE_BITS - 8) << 16;
2496 REG_WR(bp, BNX2_CTX_COMMAND, val);
641bdcd5
MC		 2497 for (i = 0; i < 10; i++) {
2498 val = REG_RD(bp, BNX2_CTX_COMMAND);
2499 if (!(val & BNX2_CTX_COMMAND_MEM_INIT))
2500 break;
2501 udelay(2);
2502 }
2503 if (val & BNX2_CTX_COMMAND_MEM_INIT)
2504 return -EBUSY;
2505
59b47d8a
MC		 2506 for (i = 0; i < bp->ctx_pages; i++) {
2507 int j;
2508
352f7687
MC		 2509 if (bp->ctx_blk[i])
2510 memset(bp->ctx_blk[i], 0, BCM_PAGE_SIZE);
2511 else
2512 return -ENOMEM;
2513
59b47d8a
MC		 2514 REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_DATA0,
2515 (bp->ctx_blk_mapping[i] & 0xffffffff) |
2516 BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID);
2517 REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_DATA1,
2518 (u64) bp->ctx_blk_mapping[i] >> 32);
2519 REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_CTRL, i |
2520 BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ);
2521 for (j = 0; j < 10; j++) {
2522
2523 val = REG_RD(bp, BNX2_CTX_HOST_PAGE_TBL_CTRL);
2524 if (!(val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ))
2525 break;
2526 udelay(5);
2527 }
2528 if (val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ) {
2529 ret = -EBUSY;
2530 break;
2531 }
2532 }
2533 return ret;
2534}
2535
b6016b76
MC		 2536static void
2537bnx2_init_context(struct bnx2 *bp)
2538{
2539 u32 vcid;
2540
2541 vcid = 96;
2542 while (vcid) {
2543 u32 vcid_addr, pcid_addr, offset;
7947b20e 2544 int i;
b6016b76
MC		 2545
2546 vcid--;
2547
2548 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
2549 u32 new_vcid;
2550
2551 vcid_addr = GET_PCID_ADDR(vcid);
2552 if (vcid & 0x8) {
2553 new_vcid = 0x60 + (vcid & 0xf0) + (vcid & 0x7);
2554 }
2555 else {
2556 new_vcid = vcid;
2557 }
2558 pcid_addr = GET_PCID_ADDR(new_vcid);
2559 }
2560 else {
2561 vcid_addr = GET_CID_ADDR(vcid);
2562 pcid_addr = vcid_addr;
2563 }
2564
7947b20e
MC		 2565 for (i = 0; i < (CTX_SIZE / PHY_CTX_SIZE); i++) {
2566 vcid_addr += (i << PHY_CTX_SHIFT);
2567 pcid_addr += (i << PHY_CTX_SHIFT);
b6016b76 2568
5d5d0015 2569 REG_WR(bp, BNX2_CTX_VIRT_ADDR, vcid_addr);
7947b20e 2570 REG_WR(bp, BNX2_CTX_PAGE_TBL, pcid_addr);
b6016b76 2571
7947b20e
MC		 2572 /* Zero out the context. */
2573 for (offset = 0; offset < PHY_CTX_SIZE; offset += 4)
62a8313c 2574 bnx2_ctx_wr(bp, vcid_addr, offset, 0);
7947b20e 2575 }
b6016b76
MC		 2576 }
2577}
2578
2579static int
2580bnx2_alloc_bad_rbuf(struct bnx2 *bp)
2581{
2582 u16 *good_mbuf;
2583 u32 good_mbuf_cnt;
2584 u32 val;
2585
2586 good_mbuf = kmalloc(512 * sizeof(u16), GFP_KERNEL);
2587 if (good_mbuf == NULL) {
3a9c6a49 2588 pr_err("Failed to allocate memory in %s\n", __func__);
b6016b76
MC		 2589 return -ENOMEM;
2590 }
2591
2592 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS,
2593 BNX2_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE);
2594
2595 good_mbuf_cnt = 0;
2596
2597 /* Allocate a bunch of mbufs and save the good ones in an array. */
2726d6e1 2598 val = bnx2_reg_rd_ind(bp, BNX2_RBUF_STATUS1);
b6016b76 2599 while (val & BNX2_RBUF_STATUS1_FREE_COUNT) {
2726d6e1
MC		 2600 bnx2_reg_wr_ind(bp, BNX2_RBUF_COMMAND,
2601 BNX2_RBUF_COMMAND_ALLOC_REQ);
b6016b76 2602
2726d6e1 2603 val = bnx2_reg_rd_ind(bp, BNX2_RBUF_FW_BUF_ALLOC);
b6016b76
MC		 2604
2605 val &= BNX2_RBUF_FW_BUF_ALLOC_VALUE;
2606
2607 /* The addresses with Bit 9 set are bad memory blocks. */
2608 if (!(val & (1 << 9))) {
2609 good_mbuf[good_mbuf_cnt] = (u16) val;
2610 good_mbuf_cnt++;
2611 }
2612
2726d6e1 2613 val = bnx2_reg_rd_ind(bp, BNX2_RBUF_STATUS1);
b6016b76
MC		 2614 }
2615
2616 /* Free the good ones back to the mbuf pool thus discarding
2617 * all the bad ones. */
2618 while (good_mbuf_cnt) {
2619 good_mbuf_cnt--;
2620
2621 val = good_mbuf[good_mbuf_cnt];
2622 val = (val << 9) | val | 1;
2623
2726d6e1 2624 bnx2_reg_wr_ind(bp, BNX2_RBUF_FW_BUF_FREE, val);
b6016b76
MC		 2625 }
2626 kfree(good_mbuf);
2627 return 0;
2628}
2629
2630static void
5fcaed01 2631bnx2_set_mac_addr(struct bnx2 *bp, u8 *mac_addr, u32 pos)
b6016b76
MC		 2632{
2633 u32 val;
b6016b76
MC		 2634
2635 val = (mac_addr[0] << 8) | mac_addr[1];
2636
5fcaed01 2637 REG_WR(bp, BNX2_EMAC_MAC_MATCH0 + (pos * 8), val);
b6016b76 2638
6aa20a22 2639 val = (mac_addr[2] << 24) | (mac_addr[3] << 16) |
b6016b76
MC		 2640 (mac_addr[4] << 8) | mac_addr[5];
2641
5fcaed01 2642 REG_WR(bp, BNX2_EMAC_MAC_MATCH1 + (pos * 8), val);
b6016b76
MC		 2643}
2644
47bf4246 2645static inline int
a2df00aa 2646bnx2_alloc_rx_page(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index, gfp_t gfp)
47bf4246
MC		 2647{
2648 dma_addr_t mapping;
bb4f98ab 2649 struct sw_pg *rx_pg = &rxr->rx_pg_ring[index];
47bf4246 2650 struct rx_bd *rxbd =
bb4f98ab 2651 &rxr->rx_pg_desc_ring[RX_RING(index)][RX_IDX(index)];
a2df00aa 2652 struct page *page = alloc_page(gfp);
47bf4246
MC		 2653
2654 if (!page)
2655 return -ENOMEM;
36227e88 2656 mapping = dma_map_page(&bp->pdev->dev, page, 0, PAGE_SIZE,
47bf4246 2657 PCI_DMA_FROMDEVICE);
36227e88 2658 if (dma_mapping_error(&bp->pdev->dev, mapping)) {
3d16af86
BL		 2659 __free_page(page);
2660 return -EIO;
2661 }
2662
47bf4246 2663 rx_pg->page = page;
1a4ccc2d 2664 dma_unmap_addr_set(rx_pg, mapping, mapping);
47bf4246
MC		 2665 rxbd->rx_bd_haddr_hi = (u64) mapping >> 32;
2666 rxbd->rx_bd_haddr_lo = (u64) mapping & 0xffffffff;
2667 return 0;
2668}
2669
2670static void
bb4f98ab 2671bnx2_free_rx_page(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index)
47bf4246 2672{
bb4f98ab 2673 struct sw_pg *rx_pg = &rxr->rx_pg_ring[index];
47bf4246
MC		 2674 struct page *page = rx_pg->page;
2675
2676 if (!page)
2677 return;
2678
36227e88
SG		 2679 dma_unmap_page(&bp->pdev->dev, dma_unmap_addr(rx_pg, mapping),
2680 PAGE_SIZE, PCI_DMA_FROMDEVICE);
47bf4246
MC		 2681
2682 __free_page(page);
2683 rx_pg->page = NULL;
2684}
2685
b6016b76 2686static inline int
a2df00aa 2687bnx2_alloc_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index, gfp_t gfp)
b6016b76
MC		 2688{
2689 struct sk_buff *skb;
bb4f98ab 2690 struct sw_bd *rx_buf = &rxr->rx_buf_ring[index];
b6016b76 2691 dma_addr_t mapping;
bb4f98ab 2692 struct rx_bd *rxbd = &rxr->rx_desc_ring[RX_RING(index)][RX_IDX(index)];
b6016b76
MC		 2693 unsigned long align;
2694
a2df00aa 2695 skb = __netdev_alloc_skb(bp->dev, bp->rx_buf_size, gfp);
b6016b76
MC		 2696 if (skb == NULL) {
2697 return -ENOMEM;
2698 }
2699
59b47d8a
MC		 2700 if (unlikely((align = (unsigned long) skb->data & (BNX2_RX_ALIGN - 1))))
2701 skb_reserve(skb, BNX2_RX_ALIGN - align);
b6016b76 2702
36227e88
SG		 2703 mapping = dma_map_single(&bp->pdev->dev, skb->data, bp->rx_buf_use_size,
2704 PCI_DMA_FROMDEVICE);
2705 if (dma_mapping_error(&bp->pdev->dev, mapping)) {
3d16af86
BL		 2706 dev_kfree_skb(skb);
2707 return -EIO;
2708 }
b6016b76
MC		 2709
2710 rx_buf->skb = skb;
a33fa66b 2711 rx_buf->desc = (struct l2_fhdr *) skb->data;
1a4ccc2d 2712 dma_unmap_addr_set(rx_buf, mapping, mapping);
b6016b76
MC		 2713
2714 rxbd->rx_bd_haddr_hi = (u64) mapping >> 32;
2715 rxbd->rx_bd_haddr_lo = (u64) mapping & 0xffffffff;
2716
bb4f98ab 2717 rxr->rx_prod_bseq += bp->rx_buf_use_size;
b6016b76
MC		 2718
2719 return 0;
2720}
2721
da3e4fbe 2722static int
35efa7c1 2723bnx2_phy_event_is_set(struct bnx2 *bp, struct bnx2_napi *bnapi, u32 event)
b6016b76 2724{
43e80b89 2725 struct status_block *sblk = bnapi->status_blk.msi;
b6016b76 2726 u32 new_link_state, old_link_state;
da3e4fbe 2727 int is_set = 1;
b6016b76 2728
da3e4fbe
MC		 2729 new_link_state = sblk->status_attn_bits & event;
2730 old_link_state = sblk->status_attn_bits_ack & event;
b6016b76 2731 if (new_link_state != old_link_state) {
da3e4fbe
MC		 2732 if (new_link_state)
2733 REG_WR(bp, BNX2_PCICFG_STATUS_BIT_SET_CMD, event);
2734 else
2735 REG_WR(bp, BNX2_PCICFG_STATUS_BIT_CLEAR_CMD, event);
2736 } else
2737 is_set = 0;
2738
2739 return is_set;
2740}
2741
2742static void
35efa7c1 2743bnx2_phy_int(struct bnx2 *bp, struct bnx2_napi *bnapi)
da3e4fbe 2744{
74ecc62d
MC		 2745 spin_lock(&bp->phy_lock);
2746
2747 if (bnx2_phy_event_is_set(bp, bnapi, STATUS_ATTN_BITS_LINK_STATE))
b6016b76 2748 bnx2_set_link(bp);
35efa7c1 2749 if (bnx2_phy_event_is_set(bp, bnapi, STATUS_ATTN_BITS_TIMER_ABORT))
0d8a6571
MC		 2750 bnx2_set_remote_link(bp);
2751
74ecc62d
MC		 2752 spin_unlock(&bp->phy_lock);
2753
b6016b76
MC		 2754}
2755
ead7270b 2756static inline u16
35efa7c1 2757bnx2_get_hw_tx_cons(struct bnx2_napi *bnapi)
ead7270b
MC		 2758{
2759 u16 cons;
2760
43e80b89
MC		 2761 /* Tell compiler that status block fields can change. */
2762 barrier();
2763 cons = *bnapi->hw_tx_cons_ptr;
581daf7e 2764 barrier();
ead7270b
MC		 2765 if (unlikely((cons & MAX_TX_DESC_CNT) == MAX_TX_DESC_CNT))
2766 cons++;
2767 return cons;
2768}
2769
57851d84
MC		 2770static int
2771bnx2_tx_int(struct bnx2 *bp, struct bnx2_napi *bnapi, int budget)
b6016b76 2772{
35e9010b 2773 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
b6016b76 2774 u16 hw_cons, sw_cons, sw_ring_cons;
706bf240
BL		 2775 int tx_pkt = 0, index;
2776 struct netdev_queue *txq;
2777
2778 index = (bnapi - bp->bnx2_napi);
2779 txq = netdev_get_tx_queue(bp->dev, index);
b6016b76 2780
35efa7c1 2781 hw_cons = bnx2_get_hw_tx_cons(bnapi);
35e9010b 2782 sw_cons = txr->tx_cons;
b6016b76
MC		 2783
2784 while (sw_cons != hw_cons) {
3d16af86 2785 struct sw_tx_bd *tx_buf;
b6016b76
MC		 2786 struct sk_buff *skb;
2787 int i, last;
2788
2789 sw_ring_cons = TX_RING_IDX(sw_cons);
2790
35e9010b 2791 tx_buf = &txr->tx_buf_ring[sw_ring_cons];
b6016b76 2792 skb = tx_buf->skb;
1d39ed56 2793
d62fda08
ED		 2794 /* prefetch skb_end_pointer() to speedup skb_shinfo(skb) */
2795 prefetch(&skb->end);
2796
b6016b76 2797 /* partial BD completions possible with TSO packets */
d62fda08 2798 if (tx_buf->is_gso) {
b6016b76
MC		 2799 u16 last_idx, last_ring_idx;
2800
d62fda08
ED		 2801 last_idx = sw_cons + tx_buf->nr_frags + 1;
2802 last_ring_idx = sw_ring_cons + tx_buf->nr_frags + 1;
b6016b76
MC		 2803 if (unlikely(last_ring_idx >= MAX_TX_DESC_CNT)) {
2804 last_idx++;
2805 }
2806 if (((s16) ((s16) last_idx - (s16) hw_cons)) > 0) {
2807 break;
2808 }
2809 }
1d39ed56 2810
36227e88 2811 dma_unmap_single(&bp->pdev->dev, dma_unmap_addr(tx_buf, mapping),
e95524a7 2812 skb_headlen(skb), PCI_DMA_TODEVICE);
b6016b76
MC		 2813
2814 tx_buf->skb = NULL;
d62fda08 2815 last = tx_buf->nr_frags;
b6016b76
MC		 2816
2817 for (i = 0; i < last; i++) {
2818 sw_cons = NEXT_TX_BD(sw_cons);
e95524a7 2819
36227e88 2820 dma_unmap_page(&bp->pdev->dev,
1a4ccc2d 2821 dma_unmap_addr(
e95524a7
AD		 2822 &txr->tx_buf_ring[TX_RING_IDX(sw_cons)],
2823 mapping),
2824 skb_shinfo(skb)->frags[i].size,
2825 PCI_DMA_TODEVICE);
b6016b76
MC		 2826 }
2827
2828 sw_cons = NEXT_TX_BD(sw_cons);
2829
745720e5 2830 dev_kfree_skb(skb);
57851d84
MC		 2831 tx_pkt++;
2832 if (tx_pkt == budget)
2833 break;
b6016b76 2834
d62fda08
ED		 2835 if (hw_cons == sw_cons)
2836 hw_cons = bnx2_get_hw_tx_cons(bnapi);
b6016b76
MC		 2837 }
2838
35e9010b
MC		 2839 txr->hw_tx_cons = hw_cons;
2840 txr->tx_cons = sw_cons;
706bf240 2841
2f8af120 2842 /* Need to make the tx_cons update visible to bnx2_start_xmit()
706bf240 2843 * before checking for netif_tx_queue_stopped(). Without the
2f8af120
MC		 2844 * memory barrier, there is a small possibility that bnx2_start_xmit()
2845 * will miss it and cause the queue to be stopped forever.
2846 */
2847 smp_mb();
b6016b76 2848
706bf240 2849 if (unlikely(netif_tx_queue_stopped(txq)) &&
35e9010b 2850 (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh)) {
706bf240
BL		 2851 __netif_tx_lock(txq, smp_processor_id());
2852 if ((netif_tx_queue_stopped(txq)) &&
35e9010b 2853 (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh))
706bf240
BL		 2854 netif_tx_wake_queue(txq);
2855 __netif_tx_unlock(txq);
b6016b76 2856 }
706bf240 2857
57851d84 2858 return tx_pkt;
b6016b76
MC		 2859}
2860
1db82f2a 2861static void
bb4f98ab 2862bnx2_reuse_rx_skb_pages(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr,
a1f60190 2863 struct sk_buff *skb, int count)
1db82f2a
MC		 2864{
2865 struct sw_pg *cons_rx_pg, *prod_rx_pg;
2866 struct rx_bd *cons_bd, *prod_bd;
1db82f2a 2867 int i;
3d16af86 2868 u16 hw_prod, prod;
bb4f98ab 2869 u16 cons = rxr->rx_pg_cons;
1db82f2a 2870
3d16af86
BL		 2871 cons_rx_pg = &rxr->rx_pg_ring[cons];
2872
2873 /* The caller was unable to allocate a new page to replace the
2874 * last one in the frags array, so we need to recycle that page
2875 * and then free the skb.
2876 */
2877 if (skb) {
2878 struct page *page;
2879 struct skb_shared_info *shinfo;
2880
2881 shinfo = skb_shinfo(skb);
2882 shinfo->nr_frags--;
2883 page = shinfo->frags[shinfo->nr_frags].page;
2884 shinfo->frags[shinfo->nr_frags].page = NULL;
2885
2886 cons_rx_pg->page = page;
2887 dev_kfree_skb(skb);
2888 }
2889
2890 hw_prod = rxr->rx_pg_prod;
2891
1db82f2a
MC		 2892 for (i = 0; i < count; i++) {
2893 prod = RX_PG_RING_IDX(hw_prod);
2894
bb4f98ab
MC		 2895 prod_rx_pg = &rxr->rx_pg_ring[prod];
2896 cons_rx_pg = &rxr->rx_pg_ring[cons];
2897 cons_bd = &rxr->rx_pg_desc_ring[RX_RING(cons)][RX_IDX(cons)];
2898 prod_bd = &rxr->rx_pg_desc_ring[RX_RING(prod)][RX_IDX(prod)];
1db82f2a 2899
1db82f2a
MC		 2900 if (prod != cons) {
2901 prod_rx_pg->page = cons_rx_pg->page;
2902 cons_rx_pg->page = NULL;
1a4ccc2d
FT		 2903 dma_unmap_addr_set(prod_rx_pg, mapping,
2904 dma_unmap_addr(cons_rx_pg, mapping));
1db82f2a
MC		 2905
2906 prod_bd->rx_bd_haddr_hi = cons_bd->rx_bd_haddr_hi;
2907 prod_bd->rx_bd_haddr_lo = cons_bd->rx_bd_haddr_lo;
2908
2909 }
2910 cons = RX_PG_RING_IDX(NEXT_RX_BD(cons));
2911 hw_prod = NEXT_RX_BD(hw_prod);
2912 }
bb4f98ab
MC		 2913 rxr->rx_pg_prod = hw_prod;
2914 rxr->rx_pg_cons = cons;
1db82f2a
MC		 2915}
2916
b6016b76 2917static inline void
bb4f98ab
MC		 2918bnx2_reuse_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr,
2919 struct sk_buff *skb, u16 cons, u16 prod)
b6016b76 2920{
236b6394
MC		 2921 struct sw_bd *cons_rx_buf, *prod_rx_buf;
2922 struct rx_bd *cons_bd, *prod_bd;
2923
bb4f98ab
MC		 2924 cons_rx_buf = &rxr->rx_buf_ring[cons];
2925 prod_rx_buf = &rxr->rx_buf_ring[prod];
b6016b76 2926
36227e88 2927 dma_sync_single_for_device(&bp->pdev->dev,
1a4ccc2d 2928 dma_unmap_addr(cons_rx_buf, mapping),
601d3d18 2929 BNX2_RX_OFFSET + BNX2_RX_COPY_THRESH, PCI_DMA_FROMDEVICE);
b6016b76 2930
bb4f98ab 2931 rxr->rx_prod_bseq += bp->rx_buf_use_size;
b6016b76 2932
236b6394 2933 prod_rx_buf->skb = skb;
a33fa66b 2934 prod_rx_buf->desc = (struct l2_fhdr *) skb->data;
b6016b76 2935
236b6394
MC		 2936 if (cons == prod)
2937 return;
b6016b76 2938
1a4ccc2d
FT		 2939 dma_unmap_addr_set(prod_rx_buf, mapping,
2940 dma_unmap_addr(cons_rx_buf, mapping));
236b6394 2941
bb4f98ab
MC		 2942 cons_bd = &rxr->rx_desc_ring[RX_RING(cons)][RX_IDX(cons)];
2943 prod_bd = &rxr->rx_desc_ring[RX_RING(prod)][RX_IDX(prod)];
236b6394
MC		 2944 prod_bd->rx_bd_haddr_hi = cons_bd->rx_bd_haddr_hi;
2945 prod_bd->rx_bd_haddr_lo = cons_bd->rx_bd_haddr_lo;
b6016b76
MC		 2946}
2947
85833c62 2948static int
bb4f98ab 2949bnx2_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, struct sk_buff *skb,
a1f60190
MC		 2950 unsigned int len, unsigned int hdr_len, dma_addr_t dma_addr,
2951 u32 ring_idx)
85833c62
MC		 2952{
2953 int err;
2954 u16 prod = ring_idx & 0xffff;
2955
a2df00aa 2956 err = bnx2_alloc_rx_skb(bp, rxr, prod, GFP_ATOMIC);
85833c62 2957 if (unlikely(err)) {
bb4f98ab 2958 bnx2_reuse_rx_skb(bp, rxr, skb, (u16) (ring_idx >> 16), prod);
1db82f2a
MC		 2959 if (hdr_len) {
2960 unsigned int raw_len = len + 4;
2961 int pages = PAGE_ALIGN(raw_len - hdr_len) >> PAGE_SHIFT;
2962
bb4f98ab 2963 bnx2_reuse_rx_skb_pages(bp, rxr, NULL, pages);
1db82f2a 2964 }
85833c62
MC		 2965 return err;
2966 }
2967
d89cb6af 2968 skb_reserve(skb, BNX2_RX_OFFSET);
36227e88 2969 dma_unmap_single(&bp->pdev->dev, dma_addr, bp->rx_buf_use_size,
85833c62
MC		 2970 PCI_DMA_FROMDEVICE);
2971
1db82f2a
MC		 2972 if (hdr_len == 0) {
2973 skb_put(skb, len);
2974 return 0;
2975 } else {
2976 unsigned int i, frag_len, frag_size, pages;
2977 struct sw_pg *rx_pg;
bb4f98ab
MC		 2978 u16 pg_cons = rxr->rx_pg_cons;
2979 u16 pg_prod = rxr->rx_pg_prod;
1db82f2a
MC		 2980
2981 frag_size = len + 4 - hdr_len;
2982 pages = PAGE_ALIGN(frag_size) >> PAGE_SHIFT;
2983 skb_put(skb, hdr_len);
2984
2985 for (i = 0; i < pages; i++) {
3d16af86
BL		 2986 dma_addr_t mapping_old;
2987
1db82f2a
MC		 2988 frag_len = min(frag_size, (unsigned int) PAGE_SIZE);
2989 if (unlikely(frag_len <= 4)) {
2990 unsigned int tail = 4 - frag_len;
2991
bb4f98ab
MC		 2992 rxr->rx_pg_cons = pg_cons;
2993 rxr->rx_pg_prod = pg_prod;
2994 bnx2_reuse_rx_skb_pages(bp, rxr, NULL,
a1f60190 2995 pages - i);
1db82f2a
MC		 2996 skb->len -= tail;
2997 if (i == 0) {
2998 skb->tail -= tail;
2999 } else {
3000 skb_frag_t *frag =
3001 &skb_shinfo(skb)->frags[i - 1];
3002 frag->size -= tail;
3003 skb->data_len -= tail;
3004 skb->truesize -= tail;
3005 }
3006 return 0;
3007 }
bb4f98ab 3008 rx_pg = &rxr->rx_pg_ring[pg_cons];
1db82f2a 3009
3d16af86
BL		 3010 /* Don't unmap yet. If we're unable to allocate a new
3011 * page, we need to recycle the page and the DMA addr.
3012 */
1a4ccc2d 3013 mapping_old = dma_unmap_addr(rx_pg, mapping);
1db82f2a
MC		 3014 if (i == pages - 1)
3015 frag_len -= 4;
3016
3017 skb_fill_page_desc(skb, i, rx_pg->page, 0, frag_len);
3018 rx_pg->page = NULL;
3019
bb4f98ab 3020 err = bnx2_alloc_rx_page(bp, rxr,
a2df00aa
SG		 3021 RX_PG_RING_IDX(pg_prod),
3022 GFP_ATOMIC);
1db82f2a 3023 if (unlikely(err)) {
bb4f98ab
MC		 3024 rxr->rx_pg_cons = pg_cons;
3025 rxr->rx_pg_prod = pg_prod;
3026 bnx2_reuse_rx_skb_pages(bp, rxr, skb,
a1f60190 3027 pages - i);
1db82f2a
MC		 3028 return err;
3029 }
3030
36227e88 3031 dma_unmap_page(&bp->pdev->dev, mapping_old,
3d16af86
BL		 3032 PAGE_SIZE, PCI_DMA_FROMDEVICE);
3033
1db82f2a
MC		 3034 frag_size -= frag_len;
3035 skb->data_len += frag_len;
3036 skb->truesize += frag_len;
3037 skb->len += frag_len;
3038
3039 pg_prod = NEXT_RX_BD(pg_prod);
3040 pg_cons = RX_PG_RING_IDX(NEXT_RX_BD(pg_cons));
3041 }
bb4f98ab
MC		 3042 rxr->rx_pg_prod = pg_prod;
3043 rxr->rx_pg_cons = pg_cons;
1db82f2a 3044 }
85833c62
MC		 3045 return 0;
3046}
3047
c09c2627 3048static inline u16
35efa7c1 3049bnx2_get_hw_rx_cons(struct bnx2_napi *bnapi)
c09c2627 3050{
bb4f98ab
MC		 3051 u16 cons;
3052
43e80b89
MC		 3053 /* Tell compiler that status block fields can change. */
3054 barrier();
3055 cons = *bnapi->hw_rx_cons_ptr;
581daf7e 3056 barrier();
c09c2627
MC		 3057 if (unlikely((cons & MAX_RX_DESC_CNT) == MAX_RX_DESC_CNT))
3058 cons++;
3059 return cons;
3060}
3061
b6016b76 3062static int
35efa7c1 3063bnx2_rx_int(struct bnx2 *bp, struct bnx2_napi *bnapi, int budget)
b6016b76 3064{
bb4f98ab 3065 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
b6016b76
MC		 3066 u16 hw_cons, sw_cons, sw_ring_cons, sw_prod, sw_ring_prod;
3067 struct l2_fhdr *rx_hdr;
1db82f2a 3068 int rx_pkt = 0, pg_ring_used = 0;
b6016b76 3069
35efa7c1 3070 hw_cons = bnx2_get_hw_rx_cons(bnapi);
bb4f98ab
MC		 3071 sw_cons = rxr->rx_cons;
3072 sw_prod = rxr->rx_prod;
b6016b76
MC		 3073
3074 /* Memory barrier necessary as speculative reads of the rx
3075 * buffer can be ahead of the index in the status block
3076 */
3077 rmb();
3078 while (sw_cons != hw_cons) {
1db82f2a 3079 unsigned int len, hdr_len;
ade2bfe7 3080 u32 status;
a33fa66b 3081 struct sw_bd *rx_buf, *next_rx_buf;
b6016b76 3082 struct sk_buff *skb;
236b6394 3083 dma_addr_t dma_addr;
b6016b76
MC		 3084
3085 sw_ring_cons = RX_RING_IDX(sw_cons);
3086 sw_ring_prod = RX_RING_IDX(sw_prod);
3087
bb4f98ab 3088 rx_buf = &rxr->rx_buf_ring[sw_ring_cons];
b6016b76 3089 skb = rx_buf->skb;
a33fa66b 3090 prefetchw(skb);
236b6394 3091
aabef8b2
FT		 3092 next_rx_buf =
3093 &rxr->rx_buf_ring[RX_RING_IDX(NEXT_RX_BD(sw_cons))];
3094 prefetch(next_rx_buf->desc);
3095
236b6394
MC		 3096 rx_buf->skb = NULL;
3097
1a4ccc2d 3098 dma_addr = dma_unmap_addr(rx_buf, mapping);
236b6394 3099
36227e88 3100 dma_sync_single_for_cpu(&bp->pdev->dev, dma_addr,
601d3d18
BL		 3101 BNX2_RX_OFFSET + BNX2_RX_COPY_THRESH,
3102 PCI_DMA_FROMDEVICE);
b6016b76 3103
a33fa66b 3104 rx_hdr = rx_buf->desc;
1db82f2a 3105 len = rx_hdr->l2_fhdr_pkt_len;
990ec380 3106 status = rx_hdr->l2_fhdr_status;
b6016b76 3107
1db82f2a
MC		 3108 hdr_len = 0;
3109 if (status & L2_FHDR_STATUS_SPLIT) {
3110 hdr_len = rx_hdr->l2_fhdr_ip_xsum;
3111 pg_ring_used = 1;
3112 } else if (len > bp->rx_jumbo_thresh) {
3113 hdr_len = bp->rx_jumbo_thresh;
3114 pg_ring_used = 1;
3115 }
3116
990ec380
MC		 3117 if (unlikely(status & (L2_FHDR_ERRORS_BAD_CRC |
3118 L2_FHDR_ERRORS_PHY_DECODE |
3119 L2_FHDR_ERRORS_ALIGNMENT |
3120 L2_FHDR_ERRORS_TOO_SHORT |
3121 L2_FHDR_ERRORS_GIANT_FRAME))) {
3122
3123 bnx2_reuse_rx_skb(bp, rxr, skb, sw_ring_cons,
3124 sw_ring_prod);
3125 if (pg_ring_used) {
3126 int pages;
3127
3128 pages = PAGE_ALIGN(len - hdr_len) >> PAGE_SHIFT;
3129
3130 bnx2_reuse_rx_skb_pages(bp, rxr, NULL, pages);
3131 }
3132 goto next_rx;
3133 }
3134
1db82f2a 3135 len -= 4;
b6016b76 3136
5d5d0015 3137 if (len <= bp->rx_copy_thresh) {
b6016b76
MC		 3138 struct sk_buff *new_skb;
3139
f22828e8 3140 new_skb = netdev_alloc_skb(bp->dev, len + 6);
85833c62 3141 if (new_skb == NULL) {
bb4f98ab 3142 bnx2_reuse_rx_skb(bp, rxr, skb, sw_ring_cons,
85833c62
MC		 3143 sw_ring_prod);
3144 goto next_rx;
3145 }
b6016b76
MC		 3146
3147 /* aligned copy */
d89cb6af 3148 skb_copy_from_linear_data_offset(skb,
f22828e8
MC		 3149 BNX2_RX_OFFSET - 6,
3150 new_skb->data, len + 6);
3151 skb_reserve(new_skb, 6);
b6016b76 3152 skb_put(new_skb, len);
b6016b76 3153
bb4f98ab 3154 bnx2_reuse_rx_skb(bp, rxr, skb,
b6016b76
MC		 3155 sw_ring_cons, sw_ring_prod);
3156
3157 skb = new_skb;
bb4f98ab 3158 } else if (unlikely(bnx2_rx_skb(bp, rxr, skb, len, hdr_len,
a1f60190 3159 dma_addr, (sw_ring_cons << 16) | sw_ring_prod)))
b6016b76 3160 goto next_rx;
b6016b76 3161
f22828e8 3162 if ((status & L2_FHDR_STATUS_L2_VLAN_TAG) &&
7d0fd211
JG		 3163 !(bp->rx_mode & BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG))
3164 __vlan_hwaccel_put_tag(skb, rx_hdr->l2_fhdr_vlan_tag);
f22828e8 3165
b6016b76
MC		 3166 skb->protocol = eth_type_trans(skb, bp->dev);
3167
3168 if ((len > (bp->dev->mtu + ETH_HLEN)) &&
d1e100ba 3169 (ntohs(skb->protocol) != 0x8100)) {
b6016b76 3170
745720e5 3171 dev_kfree_skb(skb);
b6016b76
MC		 3172 goto next_rx;
3173
3174 }
3175
bc8acf2c 3176 skb_checksum_none_assert(skb);
b6016b76
MC		 3177 if (bp->rx_csum &&
3178 (status & (L2_FHDR_STATUS_TCP_SEGMENT |
3179 L2_FHDR_STATUS_UDP_DATAGRAM))) {
3180
ade2bfe7
MC		 3181 if (likely((status & (L2_FHDR_ERRORS_TCP_XSUM |
3182 L2_FHDR_ERRORS_UDP_XSUM)) == 0))
b6016b76
MC		 3183 skb->ip_summed = CHECKSUM_UNNECESSARY;
3184 }
fdc8541d
MC		 3185 if ((bp->dev->features & NETIF_F_RXHASH) &&
3186 ((status & L2_FHDR_STATUS_USE_RXHASH) ==
3187 L2_FHDR_STATUS_USE_RXHASH))
3188 skb->rxhash = rx_hdr->l2_fhdr_hash;
b6016b76 3189
0c8dfc83 3190 skb_record_rx_queue(skb, bnapi - &bp->bnx2_napi[0]);
7d0fd211 3191 napi_gro_receive(&bnapi->napi, skb);
b6016b76
MC		 3192 rx_pkt++;
3193
3194next_rx:
b6016b76
MC		 3195 sw_cons = NEXT_RX_BD(sw_cons);
3196 sw_prod = NEXT_RX_BD(sw_prod);
3197
3198 if ((rx_pkt == budget))
3199 break;
f4e418f7
MC		 3200
3201 /* Refresh hw_cons to see if there is new work */
3202 if (sw_cons == hw_cons) {
35efa7c1 3203 hw_cons = bnx2_get_hw_rx_cons(bnapi);
f4e418f7
MC		 3204 rmb();
3205 }
b6016b76 3206 }
bb4f98ab
MC		 3207 rxr->rx_cons = sw_cons;
3208 rxr->rx_prod = sw_prod;
b6016b76 3209
1db82f2a 3210 if (pg_ring_used)
bb4f98ab 3211 REG_WR16(bp, rxr->rx_pg_bidx_addr, rxr->rx_pg_prod);
1db82f2a 3212
bb4f98ab 3213 REG_WR16(bp, rxr->rx_bidx_addr, sw_prod);
b6016b76 3214
bb4f98ab 3215 REG_WR(bp, rxr->rx_bseq_addr, rxr->rx_prod_bseq);
b6016b76
MC		 3216
3217 mmiowb();
3218
3219 return rx_pkt;
3220
3221}
3222
3223/* MSI ISR - The only difference between this and the INTx ISR
3224 * is that the MSI interrupt is always serviced.
3225 */
3226static irqreturn_t
7d12e780 3227bnx2_msi(int irq, void *dev_instance)
b6016b76 3228{
f0ea2e63
MC		 3229 struct bnx2_napi *bnapi = dev_instance;
3230 struct bnx2 *bp = bnapi->bp;
b6016b76 3231
43e80b89 3232 prefetch(bnapi->status_blk.msi);
b6016b76
MC		 3233 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3234 BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM |
3235 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
3236
3237 /* Return here if interrupt is disabled. */
73eef4cd
MC		 3238 if (unlikely(atomic_read(&bp->intr_sem) != 0))
3239 return IRQ_HANDLED;
b6016b76 3240
288379f0 3241 napi_schedule(&bnapi->napi);
b6016b76 3242
73eef4cd 3243 return IRQ_HANDLED;
b6016b76
MC		 3244}
3245
8e6a72c4
MC		 3246static irqreturn_t
3247bnx2_msi_1shot(int irq, void *dev_instance)
3248{
f0ea2e63
MC		 3249 struct bnx2_napi *bnapi = dev_instance;
3250 struct bnx2 *bp = bnapi->bp;
8e6a72c4 3251
43e80b89 3252 prefetch(bnapi->status_blk.msi);
8e6a72c4
MC		 3253
3254 /* Return here if interrupt is disabled. */
3255 if (unlikely(atomic_read(&bp->intr_sem) != 0))
3256 return IRQ_HANDLED;
3257
288379f0 3258 napi_schedule(&bnapi->napi);
8e6a72c4
MC		 3259
3260 return IRQ_HANDLED;
3261}
3262
b6016b76 3263static irqreturn_t
7d12e780 3264bnx2_interrupt(int irq, void *dev_instance)
b6016b76 3265{
f0ea2e63
MC		 3266 struct bnx2_napi *bnapi = dev_instance;
3267 struct bnx2 *bp = bnapi->bp;
43e80b89 3268 struct status_block *sblk = bnapi->status_blk.msi;
b6016b76
MC		 3269
3270 /* When using INTx, it is possible for the interrupt to arrive
3271 * at the CPU before the status block posted prior to the
3272 * interrupt. Reading a register will flush the status block.
3273 * When using MSI, the MSI message will always complete after
3274 * the status block write.
3275 */
35efa7c1 3276 if ((sblk->status_idx == bnapi->last_status_idx) &&
b6016b76
MC		 3277 (REG_RD(bp, BNX2_PCICFG_MISC_STATUS) &
3278 BNX2_PCICFG_MISC_STATUS_INTA_VALUE))
73eef4cd 3279 return IRQ_NONE;
b6016b76
MC		 3280
3281 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3282 BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM |
3283 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
3284
b8a7ce7b
MC		 3285 /* Read back to deassert IRQ immediately to avoid too many
3286 * spurious interrupts.
3287 */
3288 REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD);
3289
b6016b76 3290 /* Return here if interrupt is shared and is disabled. */
73eef4cd
MC		 3291 if (unlikely(atomic_read(&bp->intr_sem) != 0))
3292 return IRQ_HANDLED;
b6016b76 3293
288379f0 3294 if (napi_schedule_prep(&bnapi->napi)) {
35efa7c1 3295 bnapi->last_status_idx = sblk->status_idx;
288379f0 3296 __napi_schedule(&bnapi->napi);
b8a7ce7b 3297 }
b6016b76 3298
73eef4cd 3299 return IRQ_HANDLED;
b6016b76
MC		 3300}
3301
f4e418f7 3302static inline int
43e80b89 3303bnx2_has_fast_work(struct bnx2_napi *bnapi)
f4e418f7 3304{
35e9010b 3305 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
bb4f98ab 3306 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
f4e418f7 3307
bb4f98ab 3308 if ((bnx2_get_hw_rx_cons(bnapi) != rxr->rx_cons) ||
35e9010b 3309 (bnx2_get_hw_tx_cons(bnapi) != txr->hw_tx_cons))
f4e418f7 3310 return 1;
43e80b89
MC		 3311 return 0;
3312}
3313
3314#define STATUS_ATTN_EVENTS (STATUS_ATTN_BITS_LINK_STATE | \
3315 STATUS_ATTN_BITS_TIMER_ABORT)
3316
3317static inline int
3318bnx2_has_work(struct bnx2_napi *bnapi)
3319{
3320 struct status_block *sblk = bnapi->status_blk.msi;
3321
3322 if (bnx2_has_fast_work(bnapi))
3323 return 1;
f4e418f7 3324
4edd473f
MC		 3325#ifdef BCM_CNIC
3326 if (bnapi->cnic_present && (bnapi->cnic_tag != sblk->status_idx))
3327 return 1;
3328#endif
3329
da3e4fbe
MC		 3330 if ((sblk->status_attn_bits & STATUS_ATTN_EVENTS) !=
3331 (sblk->status_attn_bits_ack & STATUS_ATTN_EVENTS))
f4e418f7
MC		 3332 return 1;
3333
3334 return 0;
3335}
3336
efba0180
MC		 3337static void
3338bnx2_chk_missed_msi(struct bnx2 *bp)
3339{
3340 struct bnx2_napi *bnapi = &bp->bnx2_napi[0];
3341 u32 msi_ctrl;
3342
3343 if (bnx2_has_work(bnapi)) {
3344 msi_ctrl = REG_RD(bp, BNX2_PCICFG_MSI_CONTROL);
3345 if (!(msi_ctrl & BNX2_PCICFG_MSI_CONTROL_ENABLE))
3346 return;
3347
3348 if (bnapi->last_status_idx == bp->idle_chk_status_idx) {
3349 REG_WR(bp, BNX2_PCICFG_MSI_CONTROL, msi_ctrl &
3350 ~BNX2_PCICFG_MSI_CONTROL_ENABLE);
3351 REG_WR(bp, BNX2_PCICFG_MSI_CONTROL, msi_ctrl);
3352 bnx2_msi(bp->irq_tbl[0].vector, bnapi);
3353 }
3354 }
3355
3356 bp->idle_chk_status_idx = bnapi->last_status_idx;
3357}
3358
4edd473f
MC		 3359#ifdef BCM_CNIC
3360static void bnx2_poll_cnic(struct bnx2 *bp, struct bnx2_napi *bnapi)
3361{
3362 struct cnic_ops *c_ops;
3363
3364 if (!bnapi->cnic_present)
3365 return;
3366
3367 rcu_read_lock();
3368 c_ops = rcu_dereference(bp->cnic_ops);
3369 if (c_ops)
3370 bnapi->cnic_tag = c_ops->cnic_handler(bp->cnic_data,
3371 bnapi->status_blk.msi);
3372 rcu_read_unlock();
3373}
3374#endif
3375
43e80b89 3376static void bnx2_poll_link(struct bnx2 *bp, struct bnx2_napi *bnapi)
b6016b76 3377{
43e80b89 3378 struct status_block *sblk = bnapi->status_blk.msi;
da3e4fbe
MC		 3379 u32 status_attn_bits = sblk->status_attn_bits;
3380 u32 status_attn_bits_ack = sblk->status_attn_bits_ack;
b6016b76 3381
da3e4fbe
MC		 3382 if ((status_attn_bits & STATUS_ATTN_EVENTS) !=
3383 (status_attn_bits_ack & STATUS_ATTN_EVENTS)) {
b6016b76 3384
35efa7c1 3385 bnx2_phy_int(bp, bnapi);
bf5295bb
MC		 3386
3387 /* This is needed to take care of transient status
3388 * during link changes.
3389 */
3390 REG_WR(bp, BNX2_HC_COMMAND,
3391 bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
3392 REG_RD(bp, BNX2_HC_COMMAND);
b6016b76 3393 }
43e80b89
MC		 3394}
3395
3396static int bnx2_poll_work(struct bnx2 *bp, struct bnx2_napi *bnapi,
3397 int work_done, int budget)
3398{
3399 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
3400 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
b6016b76 3401
35e9010b 3402 if (bnx2_get_hw_tx_cons(bnapi) != txr->hw_tx_cons)
57851d84 3403 bnx2_tx_int(bp, bnapi, 0);
b6016b76 3404
bb4f98ab 3405 if (bnx2_get_hw_rx_cons(bnapi) != rxr->rx_cons)
35efa7c1 3406 work_done += bnx2_rx_int(bp, bnapi, budget - work_done);
6aa20a22 3407
6f535763
DM		 3408 return work_done;
3409}
3410
f0ea2e63
MC		 3411static int bnx2_poll_msix(struct napi_struct *napi, int budget)
3412{
3413 struct bnx2_napi *bnapi = container_of(napi, struct bnx2_napi, napi);
3414 struct bnx2 *bp = bnapi->bp;
3415 int work_done = 0;
3416 struct status_block_msix *sblk = bnapi->status_blk.msix;
3417
3418 while (1) {
3419 work_done = bnx2_poll_work(bp, bnapi, work_done, budget);
3420 if (unlikely(work_done >= budget))
3421 break;
3422
3423 bnapi->last_status_idx = sblk->status_idx;
3424 /* status idx must be read before checking for more work. */
3425 rmb();
3426 if (likely(!bnx2_has_fast_work(bnapi))) {
3427
288379f0 3428 napi_complete(napi);
f0ea2e63
MC		 3429 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
3430 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
3431 bnapi->last_status_idx);
3432 break;
3433 }
3434 }
3435 return work_done;
3436}
3437
6f535763
DM		 3438static int bnx2_poll(struct napi_struct *napi, int budget)
3439{
35efa7c1
MC		 3440 struct bnx2_napi *bnapi = container_of(napi, struct bnx2_napi, napi);
3441 struct bnx2 *bp = bnapi->bp;
6f535763 3442 int work_done = 0;
43e80b89 3443 struct status_block *sblk = bnapi->status_blk.msi;
6f535763
DM		 3444
3445 while (1) {
43e80b89
MC		 3446 bnx2_poll_link(bp, bnapi);
3447
35efa7c1 3448 work_done = bnx2_poll_work(bp, bnapi, work_done, budget);
f4e418f7 3449
4edd473f
MC		 3450#ifdef BCM_CNIC
3451 bnx2_poll_cnic(bp, bnapi);
3452#endif
3453
35efa7c1 3454 /* bnapi->last_status_idx is used below to tell the hw how
6dee6421
MC		 3455 * much work has been processed, so we must read it before
3456 * checking for more work.
3457 */
35efa7c1 3458 bnapi->last_status_idx = sblk->status_idx;
efba0180
MC		 3459
3460 if (unlikely(work_done >= budget))
3461 break;
3462
6dee6421 3463 rmb();
35efa7c1 3464 if (likely(!bnx2_has_work(bnapi))) {
288379f0 3465 napi_complete(napi);
f86e82fb 3466 if (likely(bp->flags & BNX2_FLAG_USING_MSI_OR_MSIX)) {
6f535763
DM		 3467 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3468 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
35efa7c1 3469 bnapi->last_status_idx);
6dee6421 3470 break;
6f535763 3471 }
1269a8a6
MC		 3472 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3473 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
6f535763 3474 BNX2_PCICFG_INT_ACK_CMD_MASK_INT |
35efa7c1 3475 bnapi->last_status_idx);
1269a8a6 3476
6f535763
DM		 3477 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3478 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
35efa7c1 3479 bnapi->last_status_idx);
6f535763
DM		 3480 break;
3481 }
b6016b76
MC		 3482 }
3483
bea3348e 3484 return work_done;
b6016b76
MC		 3485}
3486
932ff279 3487/* Called with rtnl_lock from vlan functions and also netif_tx_lock
b6016b76
MC		 3488 * from set_multicast.
3489 */
3490static void
3491bnx2_set_rx_mode(struct net_device *dev)
3492{
972ec0d4 3493 struct bnx2 *bp = netdev_priv(dev);
b6016b76 3494 u32 rx_mode, sort_mode;
ccffad25 3495 struct netdev_hw_addr *ha;
b6016b76 3496 int i;
b6016b76 3497
9f52b564
MC		 3498 if (!netif_running(dev))
3499 return;
3500
c770a65c 3501 spin_lock_bh(&bp->phy_lock);
b6016b76
MC		 3502
3503 rx_mode = bp->rx_mode & ~(BNX2_EMAC_RX_MODE_PROMISCUOUS |
3504 BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG);
3505 sort_mode = 1 | BNX2_RPM_SORT_USER0_BC_EN;
7d0fd211
JG		 3506 if (!(dev->features & NETIF_F_HW_VLAN_RX) &&
3507 (bp->flags & BNX2_FLAG_CAN_KEEP_VLAN))
b6016b76 3508 rx_mode |= BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG;
b6016b76
MC		 3509 if (dev->flags & IFF_PROMISC) {
3510 /* Promiscuous mode. */
3511 rx_mode |= BNX2_EMAC_RX_MODE_PROMISCUOUS;
7510873d
MC		 3512 sort_mode |= BNX2_RPM_SORT_USER0_PROM_EN |
3513 BNX2_RPM_SORT_USER0_PROM_VLAN;
b6016b76
MC		 3514 }
3515 else if (dev->flags & IFF_ALLMULTI) {
3516 for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) {
3517 REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4),
3518 0xffffffff);
3519 }
3520 sort_mode |= BNX2_RPM_SORT_USER0_MC_EN;
3521 }
3522 else {
3523 /* Accept one or more multicast(s). */
b6016b76
MC		 3524 u32 mc_filter[NUM_MC_HASH_REGISTERS];
3525 u32 regidx;
3526 u32 bit;
3527 u32 crc;
3528
3529 memset(mc_filter, 0, 4 * NUM_MC_HASH_REGISTERS);
3530
22bedad3
JP		 3531 netdev_for_each_mc_addr(ha, dev) {
3532 crc = ether_crc_le(ETH_ALEN, ha->addr);
b6016b76
MC		 3533 bit = crc & 0xff;
3534 regidx = (bit & 0xe0) >> 5;
3535 bit &= 0x1f;
3536 mc_filter[regidx] |= (1 << bit);
3537 }
3538
3539 for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) {
3540 REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4),
3541 mc_filter[i]);
3542 }
3543
3544 sort_mode |= BNX2_RPM_SORT_USER0_MC_HSH_EN;
3545 }
3546
32e7bfc4 3547 if (netdev_uc_count(dev) > BNX2_MAX_UNICAST_ADDRESSES) {
5fcaed01
BL		 3548 rx_mode |= BNX2_EMAC_RX_MODE_PROMISCUOUS;
3549 sort_mode |= BNX2_RPM_SORT_USER0_PROM_EN |
3550 BNX2_RPM_SORT_USER0_PROM_VLAN;
3551 } else if (!(dev->flags & IFF_PROMISC)) {
5fcaed01 3552 /* Add all entries into to the match filter list */
ccffad25 3553 i = 0;
32e7bfc4 3554 netdev_for_each_uc_addr(ha, dev) {
ccffad25 3555 bnx2_set_mac_addr(bp, ha->addr,
5fcaed01
BL		 3556 i + BNX2_START_UNICAST_ADDRESS_INDEX);
3557 sort_mode |= (1 <<
3558 (i + BNX2_START_UNICAST_ADDRESS_INDEX));
ccffad25 3559 i++;
5fcaed01
BL		 3560 }
3561
3562 }
3563
b6016b76
MC		 3564 if (rx_mode != bp->rx_mode) {
3565 bp->rx_mode = rx_mode;
3566 REG_WR(bp, BNX2_EMAC_RX_MODE, rx_mode);
3567 }
3568
3569 REG_WR(bp, BNX2_RPM_SORT_USER0, 0x0);
3570 REG_WR(bp, BNX2_RPM_SORT_USER0, sort_mode);
3571 REG_WR(bp, BNX2_RPM_SORT_USER0, sort_mode | BNX2_RPM_SORT_USER0_ENA);
3572
c770a65c 3573 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 3574}
3575
57579f76
MC		 3576static int __devinit
3577check_fw_section(const struct firmware *fw,
3578 const struct bnx2_fw_file_section *section,
3579 u32 alignment, bool non_empty)
3580{
3581 u32 offset = be32_to_cpu(section->offset);
3582 u32 len = be32_to_cpu(section->len);
3583
3584 if ((offset == 0 && len != 0) || offset >= fw->size || offset & 3)
3585 return -EINVAL;
3586 if ((non_empty && len == 0) || len > fw->size - offset ||
3587 len & (alignment - 1))
3588 return -EINVAL;
3589 return 0;
3590}
3591
3592static int __devinit
3593check_mips_fw_entry(const struct firmware *fw,
3594 const struct bnx2_mips_fw_file_entry *entry)
3595{
3596 if (check_fw_section(fw, &entry->text, 4, true) ||
3597 check_fw_section(fw, &entry->data, 4, false) ||
3598 check_fw_section(fw, &entry->rodata, 4, false))
3599 return -EINVAL;
3600 return 0;
3601}
3602
3603static int __devinit
3604bnx2_request_firmware(struct bnx2 *bp)
b6016b76 3605{
57579f76 3606 const char *mips_fw_file, *rv2p_fw_file;
5ee1c326
BB		 3607 const struct bnx2_mips_fw_file *mips_fw;
3608 const struct bnx2_rv2p_fw_file *rv2p_fw;
57579f76
MC		 3609 int rc;
3610
3611 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
3612 mips_fw_file = FW_MIPS_FILE_09;
078b0735
MC		 3613 if ((CHIP_ID(bp) == CHIP_ID_5709_A0) ||
3614 (CHIP_ID(bp) == CHIP_ID_5709_A1))
3615 rv2p_fw_file = FW_RV2P_FILE_09_Ax;
3616 else
3617 rv2p_fw_file = FW_RV2P_FILE_09;
57579f76
MC		 3618 } else {
3619 mips_fw_file = FW_MIPS_FILE_06;
3620 rv2p_fw_file = FW_RV2P_FILE_06;
3621 }
3622
3623 rc = request_firmware(&bp->mips_firmware, mips_fw_file, &bp->pdev->dev);
3624 if (rc) {
3a9c6a49 3625 pr_err("Can't load firmware file \"%s\"\n", mips_fw_file);
57579f76
MC		 3626 return rc;
3627 }
3628
3629 rc = request_firmware(&bp->rv2p_firmware, rv2p_fw_file, &bp->pdev->dev);
3630 if (rc) {
3a9c6a49 3631 pr_err("Can't load firmware file \"%s\"\n", rv2p_fw_file);
57579f76
MC		 3632 return rc;
3633 }
5ee1c326
BB		 3634 mips_fw = (const struct bnx2_mips_fw_file *) bp->mips_firmware->data;
3635 rv2p_fw = (const struct bnx2_rv2p_fw_file *) bp->rv2p_firmware->data;
3636 if (bp->mips_firmware->size < sizeof(*mips_fw) ||
3637 check_mips_fw_entry(bp->mips_firmware, &mips_fw->com) ||
3638 check_mips_fw_entry(bp->mips_firmware, &mips_fw->cp) ||
3639 check_mips_fw_entry(bp->mips_firmware, &mips_fw->rxp) ||
3640 check_mips_fw_entry(bp->mips_firmware, &mips_fw->tpat) ||
3641 check_mips_fw_entry(bp->mips_firmware, &mips_fw->txp)) {
3a9c6a49 3642 pr_err("Firmware file \"%s\" is invalid\n", mips_fw_file);
57579f76
MC		 3643 return -EINVAL;
3644 }
5ee1c326
BB		 3645 if (bp->rv2p_firmware->size < sizeof(*rv2p_fw) ||
3646 check_fw_section(bp->rv2p_firmware, &rv2p_fw->proc1.rv2p, 8, true) ||
3647 check_fw_section(bp->rv2p_firmware, &rv2p_fw->proc2.rv2p, 8, true)) {
3a9c6a49 3648 pr_err("Firmware file \"%s\" is invalid\n", rv2p_fw_file);
57579f76
MC		 3649 return -EINVAL;
3650 }
3651
3652 return 0;
3653}
3654
3655static u32
3656rv2p_fw_fixup(u32 rv2p_proc, int idx, u32 loc, u32 rv2p_code)
3657{
3658 switch (idx) {
3659 case RV2P_P1_FIXUP_PAGE_SIZE_IDX:
3660 rv2p_code &= ~RV2P_BD_PAGE_SIZE_MSK;
3661 rv2p_code |= RV2P_BD_PAGE_SIZE;
3662 break;
3663 }
3664 return rv2p_code;
3665}
3666
3667static int
3668load_rv2p_fw(struct bnx2 *bp, u32 rv2p_proc,
3669 const struct bnx2_rv2p_fw_file_entry *fw_entry)
3670{
3671 u32 rv2p_code_len, file_offset;
3672 __be32 *rv2p_code;
b6016b76 3673 int i;
57579f76
MC		 3674 u32 val, cmd, addr;
3675
3676 rv2p_code_len = be32_to_cpu(fw_entry->rv2p.len);
3677 file_offset = be32_to_cpu(fw_entry->rv2p.offset);
3678
3679 rv2p_code = (__be32 *)(bp->rv2p_firmware->data + file_offset);
b6016b76 3680
57579f76
MC		 3681 if (rv2p_proc == RV2P_PROC1) {
3682 cmd = BNX2_RV2P_PROC1_ADDR_CMD_RDWR;
3683 addr = BNX2_RV2P_PROC1_ADDR_CMD;
3684 } else {
3685 cmd = BNX2_RV2P_PROC2_ADDR_CMD_RDWR;
3686 addr = BNX2_RV2P_PROC2_ADDR_CMD;
d25be1d3 3687 }
b6016b76
MC		 3688
3689 for (i = 0; i < rv2p_code_len; i += 8) {
57579f76 3690 REG_WR(bp, BNX2_RV2P_INSTR_HIGH, be32_to_cpu(*rv2p_code));
b6016b76 3691 rv2p_code++;
57579f76 3692 REG_WR(bp, BNX2_RV2P_INSTR_LOW, be32_to_cpu(*rv2p_code));
b6016b76
MC		 3693 rv2p_code++;
3694
57579f76
MC		 3695 val = (i / 8) | cmd;
3696 REG_WR(bp, addr, val);
3697 }
3698
3699 rv2p_code = (__be32 *)(bp->rv2p_firmware->data + file_offset);
3700 for (i = 0; i < 8; i++) {
3701 u32 loc, code;
3702
3703 loc = be32_to_cpu(fw_entry->fixup[i]);
3704 if (loc && ((loc * 4) < rv2p_code_len)) {
3705 code = be32_to_cpu(*(rv2p_code + loc - 1));
3706 REG_WR(bp, BNX2_RV2P_INSTR_HIGH, code);
3707 code = be32_to_cpu(*(rv2p_code + loc));
3708 code = rv2p_fw_fixup(rv2p_proc, i, loc, code);
3709 REG_WR(bp, BNX2_RV2P_INSTR_LOW, code);
3710
3711 val = (loc / 2) | cmd;
3712 REG_WR(bp, addr, val);
b6016b76
MC		 3713 }
3714 }
3715
3716 /* Reset the processor, un-stall is done later. */
3717 if (rv2p_proc == RV2P_PROC1) {
3718 REG_WR(bp, BNX2_RV2P_COMMAND, BNX2_RV2P_COMMAND_PROC1_RESET);
3719 }
3720 else {
3721 REG_WR(bp, BNX2_RV2P_COMMAND, BNX2_RV2P_COMMAND_PROC2_RESET);
3722 }
57579f76
MC		 3723
3724 return 0;
b6016b76
MC		 3725}
3726
af3ee519 3727static int
57579f76
MC		 3728load_cpu_fw(struct bnx2 *bp, const struct cpu_reg *cpu_reg,
3729 const struct bnx2_mips_fw_file_entry *fw_entry)
b6016b76 3730{
57579f76
MC		 3731 u32 addr, len, file_offset;
3732 __be32 *data;
b6016b76
MC		 3733 u32 offset;
3734 u32 val;
3735
3736 /* Halt the CPU. */
2726d6e1 3737 val = bnx2_reg_rd_ind(bp, cpu_reg->mode);
b6016b76 3738 val |= cpu_reg->mode_value_halt;
2726d6e1
MC		 3739 bnx2_reg_wr_ind(bp, cpu_reg->mode, val);
3740 bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear);
b6016b76
MC		 3741
3742 /* Load the Text area. */
57579f76
MC		 3743 addr = be32_to_cpu(fw_entry->text.addr);
3744 len = be32_to_cpu(fw_entry->text.len);
3745 file_offset = be32_to_cpu(fw_entry->text.offset);
3746 data = (__be32 *)(bp->mips_firmware->data + file_offset);
ea1f8d5c 3747
57579f76
MC		 3748 offset = cpu_reg->spad_base + (addr - cpu_reg->mips_view_base);
3749 if (len) {
b6016b76
MC		 3750 int j;
3751
57579f76
MC		 3752 for (j = 0; j < (len / 4); j++, offset += 4)
3753 bnx2_reg_wr_ind(bp, offset, be32_to_cpu(data[j]));
b6016b76
MC		 3754 }
3755
57579f76
MC		 3756 /* Load the Data area. */
3757 addr = be32_to_cpu(fw_entry->data.addr);
3758 len = be32_to_cpu(fw_entry->data.len);
3759 file_offset = be32_to_cpu(fw_entry->data.offset);
3760 data = (__be32 *)(bp->mips_firmware->data + file_offset);
b6016b76 3761
57579f76
MC		 3762 offset = cpu_reg->spad_base + (addr - cpu_reg->mips_view_base);
3763 if (len) {
b6016b76
MC		 3764 int j;
3765
57579f76
MC		 3766 for (j = 0; j < (len / 4); j++, offset += 4)
3767 bnx2_reg_wr_ind(bp, offset, be32_to_cpu(data[j]));
b6016b76
MC		 3768 }
3769
3770 /* Load the Read-Only area. */
57579f76
MC		 3771 addr = be32_to_cpu(fw_entry->rodata.addr);
3772 len = be32_to_cpu(fw_entry->rodata.len);
3773 file_offset = be32_to_cpu(fw_entry->rodata.offset);
3774 data = (__be32 *)(bp->mips_firmware->data + file_offset);
3775
3776 offset = cpu_reg->spad_base + (addr - cpu_reg->mips_view_base);
3777 if (len) {
b6016b76
MC		 3778 int j;
3779
57579f76
MC		 3780 for (j = 0; j < (len / 4); j++, offset += 4)
3781 bnx2_reg_wr_ind(bp, offset, be32_to_cpu(data[j]));
b6016b76
MC		 3782 }
3783
3784 /* Clear the pre-fetch instruction. */
2726d6e1 3785 bnx2_reg_wr_ind(bp, cpu_reg->inst, 0);
57579f76
MC		 3786
3787 val = be32_to_cpu(fw_entry->start_addr);
3788 bnx2_reg_wr_ind(bp, cpu_reg->pc, val);
b6016b76
MC		 3789
3790 /* Start the CPU. */
2726d6e1 3791 val = bnx2_reg_rd_ind(bp, cpu_reg->mode);
b6016b76 3792 val &= ~cpu_reg->mode_value_halt;
2726d6e1
MC		 3793 bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear);
3794 bnx2_reg_wr_ind(bp, cpu_reg->mode, val);
af3ee519
MC		 3795
3796 return 0;
b6016b76
MC		 3797}
3798
fba9fe91 3799static int
b6016b76
MC		 3800bnx2_init_cpus(struct bnx2 *bp)
3801{
57579f76
MC		 3802 const struct bnx2_mips_fw_file *mips_fw =
3803 (const struct bnx2_mips_fw_file *) bp->mips_firmware->data;
3804 const struct bnx2_rv2p_fw_file *rv2p_fw =
3805 (const struct bnx2_rv2p_fw_file *) bp->rv2p_firmware->data;
3806 int rc;
b6016b76
MC		 3807
3808 /* Initialize the RV2P processor. */
57579f76
MC		 3809 load_rv2p_fw(bp, RV2P_PROC1, &rv2p_fw->proc1);
3810 load_rv2p_fw(bp, RV2P_PROC2, &rv2p_fw->proc2);
b6016b76
MC		 3811
3812 /* Initialize the RX Processor. */
57579f76 3813 rc = load_cpu_fw(bp, &cpu_reg_rxp, &mips_fw->rxp);
fba9fe91
MC		 3814 if (rc)
3815 goto init_cpu_err;
3816
b6016b76 3817 /* Initialize the TX Processor. */
57579f76 3818 rc = load_cpu_fw(bp, &cpu_reg_txp, &mips_fw->txp);
fba9fe91
MC		 3819 if (rc)
3820 goto init_cpu_err;
3821
b6016b76 3822 /* Initialize the TX Patch-up Processor. */
57579f76 3823 rc = load_cpu_fw(bp, &cpu_reg_tpat, &mips_fw->tpat);
fba9fe91
MC		 3824 if (rc)
3825 goto init_cpu_err;
3826
b6016b76 3827 /* Initialize the Completion Processor. */
57579f76 3828 rc = load_cpu_fw(bp, &cpu_reg_com, &mips_fw->com);
fba9fe91
MC		 3829 if (rc)
3830 goto init_cpu_err;
3831
d43584c8 3832 /* Initialize the Command Processor. */
57579f76 3833 rc = load_cpu_fw(bp, &cpu_reg_cp, &mips_fw->cp);
b6016b76 3834
fba9fe91 3835init_cpu_err:
fba9fe91 3836 return rc;
b6016b76
MC		 3837}
3838
3839static int
829ca9a3 3840bnx2_set_power_state(struct bnx2 *bp, pci_power_t state)
b6016b76
MC		 3841{
3842 u16 pmcsr;
3843
3844 pci_read_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, &pmcsr);
3845
3846 switch (state) {
829ca9a3 3847 case PCI_D0: {
b6016b76
MC		 3848 u32 val;
3849
3850 pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL,
3851 (pmcsr & ~PCI_PM_CTRL_STATE_MASK) |
3852 PCI_PM_CTRL_PME_STATUS);
3853
3854 if (pmcsr & PCI_PM_CTRL_STATE_MASK)
3855 /* delay required during transition out of D3hot */
3856 msleep(20);
3857
3858 val = REG_RD(bp, BNX2_EMAC_MODE);
3859 val |= BNX2_EMAC_MODE_MPKT_RCVD | BNX2_EMAC_MODE_ACPI_RCVD;
3860 val &= ~BNX2_EMAC_MODE_MPKT;
3861 REG_WR(bp, BNX2_EMAC_MODE, val);
3862
3863 val = REG_RD(bp, BNX2_RPM_CONFIG);
3864 val &= ~BNX2_RPM_CONFIG_ACPI_ENA;
3865 REG_WR(bp, BNX2_RPM_CONFIG, val);
3866 break;
3867 }
829ca9a3 3868 case PCI_D3hot: {
b6016b76
MC		 3869 int i;
3870 u32 val, wol_msg;
3871
3872 if (bp->wol) {
3873 u32 advertising;
3874 u8 autoneg;
3875
3876 autoneg = bp->autoneg;
3877 advertising = bp->advertising;
3878
239cd343
MC		 3879 if (bp->phy_port == PORT_TP) {
3880 bp->autoneg = AUTONEG_SPEED;
3881 bp->advertising = ADVERTISED_10baseT_Half |
3882 ADVERTISED_10baseT_Full |
3883 ADVERTISED_100baseT_Half |
3884 ADVERTISED_100baseT_Full |
3885 ADVERTISED_Autoneg;
3886 }
b6016b76 3887
239cd343
MC		 3888 spin_lock_bh(&bp->phy_lock);
3889 bnx2_setup_phy(bp, bp->phy_port);
3890 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 3891
3892 bp->autoneg = autoneg;
3893 bp->advertising = advertising;
3894
5fcaed01 3895 bnx2_set_mac_addr(bp, bp->dev->dev_addr, 0);
b6016b76
MC		 3896
3897 val = REG_RD(bp, BNX2_EMAC_MODE);
3898
3899 /* Enable port mode. */
3900 val &= ~BNX2_EMAC_MODE_PORT;
239cd343 3901 val |= BNX2_EMAC_MODE_MPKT_RCVD |
b6016b76 3902 BNX2_EMAC_MODE_ACPI_RCVD |
b6016b76 3903 BNX2_EMAC_MODE_MPKT;
239cd343
MC		 3904 if (bp->phy_port == PORT_TP)
3905 val |= BNX2_EMAC_MODE_PORT_MII;
3906 else {
3907 val |= BNX2_EMAC_MODE_PORT_GMII;
3908 if (bp->line_speed == SPEED_2500)
3909 val |= BNX2_EMAC_MODE_25G_MODE;
3910 }
b6016b76
MC		 3911
3912 REG_WR(bp, BNX2_EMAC_MODE, val);
3913
3914 /* receive all multicast */
3915 for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) {
3916 REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4),
3917 0xffffffff);
3918 }
3919 REG_WR(bp, BNX2_EMAC_RX_MODE,
3920 BNX2_EMAC_RX_MODE_SORT_MODE);
3921
3922 val = 1 | BNX2_RPM_SORT_USER0_BC_EN |
3923 BNX2_RPM_SORT_USER0_MC_EN;
3924 REG_WR(bp, BNX2_RPM_SORT_USER0, 0x0);
3925 REG_WR(bp, BNX2_RPM_SORT_USER0, val);
3926 REG_WR(bp, BNX2_RPM_SORT_USER0, val |
3927 BNX2_RPM_SORT_USER0_ENA);
3928
3929 /* Need to enable EMAC and RPM for WOL. */
3930 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS,
3931 BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE |
3932 BNX2_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE |
3933 BNX2_MISC_ENABLE_SET_BITS_EMAC_ENABLE);
3934
3935 val = REG_RD(bp, BNX2_RPM_CONFIG);
3936 val &= ~BNX2_RPM_CONFIG_ACPI_ENA;
3937 REG_WR(bp, BNX2_RPM_CONFIG, val);
3938
3939 wol_msg = BNX2_DRV_MSG_CODE_SUSPEND_WOL;
3940 }
3941 else {
3942 wol_msg = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL;
3943 }
3944
f86e82fb 3945 if (!(bp->flags & BNX2_FLAG_NO_WOL))
a2f13890
MC		 3946 bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT3 | wol_msg,
3947 1, 0);
b6016b76
MC		 3948
3949 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
3950 if ((CHIP_ID(bp) == CHIP_ID_5706_A0) ||
3951 (CHIP_ID(bp) == CHIP_ID_5706_A1)) {
3952
3953 if (bp->wol)
3954 pmcsr |= 3;
3955 }
3956 else {
3957 pmcsr |= 3;
3958 }
3959 if (bp->wol) {
3960 pmcsr |= PCI_PM_CTRL_PME_ENABLE;
3961 }
3962 pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL,
3963 pmcsr);
3964
3965 /* No more memory access after this point until
3966 * device is brought back to D0.
3967 */
3968 udelay(50);
3969 break;
3970 }
3971 default:
3972 return -EINVAL;
3973 }
3974 return 0;
3975}
3976
3977static int
3978bnx2_acquire_nvram_lock(struct bnx2 *bp)
3979{
3980 u32 val;
3981 int j;
3982
3983 /* Request access to the flash interface. */
3984 REG_WR(bp, BNX2_NVM_SW_ARB, BNX2_NVM_SW_ARB_ARB_REQ_SET2);
3985 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3986 val = REG_RD(bp, BNX2_NVM_SW_ARB);
3987 if (val & BNX2_NVM_SW_ARB_ARB_ARB2)
3988 break;
3989
3990 udelay(5);
3991 }
3992
3993 if (j >= NVRAM_TIMEOUT_COUNT)
3994 return -EBUSY;
3995
3996 return 0;
3997}
3998
3999static int
4000bnx2_release_nvram_lock(struct bnx2 *bp)
4001{
4002 int j;
4003 u32 val;
4004
4005 /* Relinquish nvram interface. */
4006 REG_WR(bp, BNX2_NVM_SW_ARB, BNX2_NVM_SW_ARB_ARB_REQ_CLR2);
4007
4008 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
4009 val = REG_RD(bp, BNX2_NVM_SW_ARB);
4010 if (!(val & BNX2_NVM_SW_ARB_ARB_ARB2))
4011 break;
4012
4013 udelay(5);
4014 }
4015
4016 if (j >= NVRAM_TIMEOUT_COUNT)
4017 return -EBUSY;
4018
4019 return 0;
4020}
4021
4022
4023static int
4024bnx2_enable_nvram_write(struct bnx2 *bp)
4025{
4026 u32 val;
4027
4028 val = REG_RD(bp, BNX2_MISC_CFG);
4029 REG_WR(bp, BNX2_MISC_CFG, val | BNX2_MISC_CFG_NVM_WR_EN_PCI);
4030
e30372c9 4031 if (bp->flash_info->flags & BNX2_NV_WREN) {
b6016b76
MC		 4032 int j;
4033
4034 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
4035 REG_WR(bp, BNX2_NVM_COMMAND,
4036 BNX2_NVM_COMMAND_WREN | BNX2_NVM_COMMAND_DOIT);
4037
4038 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
4039 udelay(5);
4040
4041 val = REG_RD(bp, BNX2_NVM_COMMAND);
4042 if (val & BNX2_NVM_COMMAND_DONE)
4043 break;
4044 }
4045
4046 if (j >= NVRAM_TIMEOUT_COUNT)
4047 return -EBUSY;
4048 }
4049 return 0;
4050}
4051
4052static void
4053bnx2_disable_nvram_write(struct bnx2 *bp)
4054{
4055 u32 val;
4056
4057 val = REG_RD(bp, BNX2_MISC_CFG);
4058 REG_WR(bp, BNX2_MISC_CFG, val & ~BNX2_MISC_CFG_NVM_WR_EN);
4059}
4060
4061
4062static void
4063bnx2_enable_nvram_access(struct bnx2 *bp)
4064{
4065 u32 val;
4066
4067 val = REG_RD(bp, BNX2_NVM_ACCESS_ENABLE);
4068 /* Enable both bits, even on read. */
6aa20a22 4069 REG_WR(bp, BNX2_NVM_ACCESS_ENABLE,
b6016b76
MC		 4070 val | BNX2_NVM_ACCESS_ENABLE_EN | BNX2_NVM_ACCESS_ENABLE_WR_EN);
4071}
4072
4073static void
4074bnx2_disable_nvram_access(struct bnx2 *bp)
4075{
4076 u32 val;
4077
4078 val = REG_RD(bp, BNX2_NVM_ACCESS_ENABLE);
4079 /* Disable both bits, even after read. */
6aa20a22 4080 REG_WR(bp, BNX2_NVM_ACCESS_ENABLE,
b6016b76
MC		 4081 val & ~(BNX2_NVM_ACCESS_ENABLE_EN |
4082 BNX2_NVM_ACCESS_ENABLE_WR_EN));
4083}
4084
4085static int
4086bnx2_nvram_erase_page(struct bnx2 *bp, u32 offset)
4087{
4088 u32 cmd;
4089 int j;
4090
e30372c9 4091 if (bp->flash_info->flags & BNX2_NV_BUFFERED)
b6016b76
MC		 4092 /* Buffered flash, no erase needed */
4093 return 0;
4094
4095 /* Build an erase command */
4096 cmd = BNX2_NVM_COMMAND_ERASE | BNX2_NVM_COMMAND_WR |
4097 BNX2_NVM_COMMAND_DOIT;
4098
4099 /* Need to clear DONE bit separately. */
4100 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
4101
4102 /* Address of the NVRAM to read from. */
4103 REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE);
4104
4105 /* Issue an erase command. */
4106 REG_WR(bp, BNX2_NVM_COMMAND, cmd);
4107
4108 /* Wait for completion. */
4109 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
4110 u32 val;
4111
4112 udelay(5);
4113
4114 val = REG_RD(bp, BNX2_NVM_COMMAND);
4115 if (val & BNX2_NVM_COMMAND_DONE)
4116 break;
4117 }
4118
4119 if (j >= NVRAM_TIMEOUT_COUNT)
4120 return -EBUSY;
4121
4122 return 0;
4123}
4124
4125static int
4126bnx2_nvram_read_dword(struct bnx2 *bp, u32 offset, u8 *ret_val, u32 cmd_flags)
4127{
4128 u32 cmd;
4129 int j;
4130
4131 /* Build the command word. */
4132 cmd = BNX2_NVM_COMMAND_DOIT | cmd_flags;
4133
e30372c9
MC		 4134 /* Calculate an offset of a buffered flash, not needed for 5709. */
4135 if (bp->flash_info->flags & BNX2_NV_TRANSLATE) {
b6016b76
MC		 4136 offset = ((offset / bp->flash_info->page_size) <<
4137 bp->flash_info->page_bits) +
4138 (offset % bp->flash_info->page_size);
4139 }
4140
4141 /* Need to clear DONE bit separately. */
4142 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
4143
4144 /* Address of the NVRAM to read from. */
4145 REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE);
4146
4147 /* Issue a read command. */
4148 REG_WR(bp, BNX2_NVM_COMMAND, cmd);
4149
4150 /* Wait for completion. */
4151 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
4152 u32 val;
4153
4154 udelay(5);
4155
4156 val = REG_RD(bp, BNX2_NVM_COMMAND);
4157 if (val & BNX2_NVM_COMMAND_DONE) {
b491edd5
AV		 4158 __be32 v = cpu_to_be32(REG_RD(bp, BNX2_NVM_READ));
4159 memcpy(ret_val, &v, 4);
b6016b76
MC		 4160 break;
4161 }
4162 }
4163 if (j >= NVRAM_TIMEOUT_COUNT)
4164 return -EBUSY;
4165
4166 return 0;
4167}
4168
4169
4170static int
4171bnx2_nvram_write_dword(struct bnx2 *bp, u32 offset, u8 *val, u32 cmd_flags)
4172{
b491edd5
AV		 4173 u32 cmd;
4174 __be32 val32;
b6016b76
MC		 4175 int j;
4176
4177 /* Build the command word. */
4178 cmd = BNX2_NVM_COMMAND_DOIT | BNX2_NVM_COMMAND_WR | cmd_flags;
4179
e30372c9
MC		 4180 /* Calculate an offset of a buffered flash, not needed for 5709. */
4181 if (bp->flash_info->flags & BNX2_NV_TRANSLATE) {
b6016b76
MC		 4182 offset = ((offset / bp->flash_info->page_size) <<
4183 bp->flash_info->page_bits) +
4184 (offset % bp->flash_info->page_size);
4185 }
4186
4187 /* Need to clear DONE bit separately. */
4188 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
4189
4190 memcpy(&val32, val, 4);
b6016b76
MC		 4191
4192 /* Write the data. */
b491edd5 4193 REG_WR(bp, BNX2_NVM_WRITE, be32_to_cpu(val32));
b6016b76
MC		 4194
4195 /* Address of the NVRAM to write to. */
4196 REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE);
4197
4198 /* Issue the write command. */
4199 REG_WR(bp, BNX2_NVM_COMMAND, cmd);
4200
4201 /* Wait for completion. */
4202 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
4203 udelay(5);
4204
4205 if (REG_RD(bp, BNX2_NVM_COMMAND) & BNX2_NVM_COMMAND_DONE)
4206 break;
4207 }
4208 if (j >= NVRAM_TIMEOUT_COUNT)
4209 return -EBUSY;
4210
4211 return 0;
4212}
4213
4214static int
4215bnx2_init_nvram(struct bnx2 *bp)
4216{
4217 u32 val;
e30372c9 4218 int j, entry_count, rc = 0;
0ced9d01 4219 const struct flash_spec *flash;
b6016b76 4220
e30372c9
MC		 4221 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4222 bp->flash_info = &flash_5709;
4223 goto get_flash_size;
4224 }
4225
b6016b76
MC		 4226 /* Determine the selected interface. */
4227 val = REG_RD(bp, BNX2_NVM_CFG1);
4228
ff8ac609 4229 entry_count = ARRAY_SIZE(flash_table);
b6016b76 4230
b6016b76
MC		 4231 if (val & 0x40000000) {
4232
4233 /* Flash interface has been reconfigured */
4234 for (j = 0, flash = &flash_table[0]; j < entry_count;
37137709
MC		 4235 j++, flash++) {
4236 if ((val & FLASH_BACKUP_STRAP_MASK) ==
4237 (flash->config1 & FLASH_BACKUP_STRAP_MASK)) {
b6016b76
MC		 4238 bp->flash_info = flash;
4239 break;
4240 }
4241 }
4242 }
4243 else {
37137709 4244 u32 mask;
b6016b76
MC		 4245 /* Not yet been reconfigured */
4246
37137709
MC		 4247 if (val & (1 << 23))
4248 mask = FLASH_BACKUP_STRAP_MASK;
4249 else
4250 mask = FLASH_STRAP_MASK;
4251
b6016b76
MC		 4252 for (j = 0, flash = &flash_table[0]; j < entry_count;
4253 j++, flash++) {
4254
37137709 4255 if ((val & mask) == (flash->strapping & mask)) {
b6016b76
MC		 4256 bp->flash_info = flash;
4257
4258 /* Request access to the flash interface. */
4259 if ((rc = bnx2_acquire_nvram_lock(bp)) != 0)
4260 return rc;
4261
4262 /* Enable access to flash interface */
4263 bnx2_enable_nvram_access(bp);
4264
4265 /* Reconfigure the flash interface */
4266 REG_WR(bp, BNX2_NVM_CFG1, flash->config1);
4267 REG_WR(bp, BNX2_NVM_CFG2, flash->config2);
4268 REG_WR(bp, BNX2_NVM_CFG3, flash->config3);
4269 REG_WR(bp, BNX2_NVM_WRITE1, flash->write1);
4270
4271 /* Disable access to flash interface */
4272 bnx2_disable_nvram_access(bp);
4273 bnx2_release_nvram_lock(bp);
4274
4275 break;
4276 }
4277 }
4278 } /* if (val & 0x40000000) */
4279
4280 if (j == entry_count) {
4281 bp->flash_info = NULL;
3a9c6a49 4282 pr_alert("Unknown flash/EEPROM type\n");
1122db71 4283 return -ENODEV;
b6016b76
MC		 4284 }
4285
e30372c9 4286get_flash_size:
2726d6e1 4287 val = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG2);
1122db71
MC		 4288 val &= BNX2_SHARED_HW_CFG2_NVM_SIZE_MASK;
4289 if (val)
4290 bp->flash_size = val;
4291 else
4292 bp->flash_size = bp->flash_info->total_size;
4293
b6016b76
MC		 4294 return rc;
4295}
4296
4297static int
4298bnx2_nvram_read(struct bnx2 *bp, u32 offset, u8 *ret_buf,
4299 int buf_size)
4300{
4301 int rc = 0;
4302 u32 cmd_flags, offset32, len32, extra;
4303
4304 if (buf_size == 0)
4305 return 0;
4306
4307 /* Request access to the flash interface. */
4308 if ((rc = bnx2_acquire_nvram_lock(bp)) != 0)
4309 return rc;
4310
4311 /* Enable access to flash interface */
4312 bnx2_enable_nvram_access(bp);
4313
4314 len32 = buf_size;
4315 offset32 = offset;
4316 extra = 0;
4317
4318 cmd_flags = 0;
4319
4320 if (offset32 & 3) {
4321 u8 buf[4];
4322 u32 pre_len;
4323
4324 offset32 &= ~3;
4325 pre_len = 4 - (offset & 3);
4326
4327 if (pre_len >= len32) {
4328 pre_len = len32;
4329 cmd_flags = BNX2_NVM_COMMAND_FIRST |
4330 BNX2_NVM_COMMAND_LAST;
4331 }
4332 else {
4333 cmd_flags = BNX2_NVM_COMMAND_FIRST;
4334 }
4335
4336 rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags);
4337
4338 if (rc)
4339 return rc;
4340
4341 memcpy(ret_buf, buf + (offset & 3), pre_len);
4342
4343 offset32 += 4;
4344 ret_buf += pre_len;
4345 len32 -= pre_len;
4346 }
4347 if (len32 & 3) {
4348 extra = 4 - (len32 & 3);
4349 len32 = (len32 + 4) & ~3;
4350 }
4351
4352 if (len32 == 4) {
4353 u8 buf[4];
4354
4355 if (cmd_flags)
4356 cmd_flags = BNX2_NVM_COMMAND_LAST;
4357 else
4358 cmd_flags = BNX2_NVM_COMMAND_FIRST |
4359 BNX2_NVM_COMMAND_LAST;
4360
4361 rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags);
4362
4363 memcpy(ret_buf, buf, 4 - extra);
4364 }
4365 else if (len32 > 0) {
4366 u8 buf[4];
4367
4368 /* Read the first word. */
4369 if (cmd_flags)
4370 cmd_flags = 0;
4371 else
4372 cmd_flags = BNX2_NVM_COMMAND_FIRST;
4373
4374 rc = bnx2_nvram_read_dword(bp, offset32, ret_buf, cmd_flags);
4375
4376 /* Advance to the next dword. */
4377 offset32 += 4;
4378 ret_buf += 4;
4379 len32 -= 4;
4380
4381 while (len32 > 4 && rc == 0) {
4382 rc = bnx2_nvram_read_dword(bp, offset32, ret_buf, 0);
4383
4384 /* Advance to the next dword. */
4385 offset32 += 4;
4386 ret_buf += 4;
4387 len32 -= 4;
4388 }
4389
4390 if (rc)
4391 return rc;
4392
4393 cmd_flags = BNX2_NVM_COMMAND_LAST;
4394 rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags);
4395
4396 memcpy(ret_buf, buf, 4 - extra);
4397 }
4398
4399 /* Disable access to flash interface */
4400 bnx2_disable_nvram_access(bp);
4401
4402 bnx2_release_nvram_lock(bp);
4403
4404 return rc;
4405}
4406
4407static int
4408bnx2_nvram_write(struct bnx2 *bp, u32 offset, u8 *data_buf,
4409 int buf_size)
4410{
4411 u32 written, offset32, len32;
e6be763f 4412 u8 *buf, start[4], end[4], *align_buf = NULL, *flash_buffer = NULL;
b6016b76
MC		 4413 int rc = 0;
4414 int align_start, align_end;
4415
4416 buf = data_buf;
4417 offset32 = offset;
4418 len32 = buf_size;
4419 align_start = align_end = 0;
4420
4421 if ((align_start = (offset32 & 3))) {
4422 offset32 &= ~3;
c873879c
MC		 4423 len32 += align_start;
4424 if (len32 < 4)
4425 len32 = 4;
b6016b76
MC		 4426 if ((rc = bnx2_nvram_read(bp, offset32, start, 4)))
4427 return rc;
4428 }
4429
4430 if (len32 & 3) {
c873879c
MC		 4431 align_end = 4 - (len32 & 3);
4432 len32 += align_end;
4433 if ((rc = bnx2_nvram_read(bp, offset32 + len32 - 4, end, 4)))
4434 return rc;
b6016b76
MC		 4435 }
4436
4437 if (align_start || align_end) {
e6be763f
MC		 4438 align_buf = kmalloc(len32, GFP_KERNEL);
4439 if (align_buf == NULL)
b6016b76
MC		 4440 return -ENOMEM;
4441 if (align_start) {
e6be763f 4442 memcpy(align_buf, start, 4);
b6016b76
MC		 4443 }
4444 if (align_end) {
e6be763f 4445 memcpy(align_buf + len32 - 4, end, 4);
b6016b76 4446 }
e6be763f
MC		 4447 memcpy(align_buf + align_start, data_buf, buf_size);
4448 buf = align_buf;
b6016b76
MC		 4449 }
4450
e30372c9 4451 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
ae181bc4
MC		 4452 flash_buffer = kmalloc(264, GFP_KERNEL);
4453 if (flash_buffer == NULL) {
4454 rc = -ENOMEM;
4455 goto nvram_write_end;
4456 }
4457 }
4458
b6016b76
MC		 4459 written = 0;
4460 while ((written < len32) && (rc == 0)) {
4461 u32 page_start, page_end, data_start, data_end;
4462 u32 addr, cmd_flags;
4463 int i;
b6016b76
MC		 4464
4465 /* Find the page_start addr */
4466 page_start = offset32 + written;
4467 page_start -= (page_start % bp->flash_info->page_size);
4468 /* Find the page_end addr */
4469 page_end = page_start + bp->flash_info->page_size;
4470 /* Find the data_start addr */
4471 data_start = (written == 0) ? offset32 : page_start;
4472 /* Find the data_end addr */
6aa20a22 4473 data_end = (page_end > offset32 + len32) ?
b6016b76
MC		 4474 (offset32 + len32) : page_end;
4475
4476 /* Request access to the flash interface. */
4477 if ((rc = bnx2_acquire_nvram_lock(bp)) != 0)
4478 goto nvram_write_end;
4479
4480 /* Enable access to flash interface */
4481 bnx2_enable_nvram_access(bp);
4482
4483 cmd_flags = BNX2_NVM_COMMAND_FIRST;
e30372c9 4484 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
b6016b76
MC		 4485 int j;
4486
4487 /* Read the whole page into the buffer
4488 * (non-buffer flash only) */
4489 for (j = 0; j < bp->flash_info->page_size; j += 4) {
4490 if (j == (bp->flash_info->page_size - 4)) {
4491 cmd_flags |= BNX2_NVM_COMMAND_LAST;
4492 }
4493 rc = bnx2_nvram_read_dword(bp,
6aa20a22
JG		 4494 page_start + j,
4495 &flash_buffer[j],
b6016b76
MC		 4496 cmd_flags);
4497
4498 if (rc)
4499 goto nvram_write_end;
4500
4501 cmd_flags = 0;
4502 }
4503 }
4504
4505 /* Enable writes to flash interface (unlock write-protect) */
4506 if ((rc = bnx2_enable_nvram_write(bp)) != 0)
4507 goto nvram_write_end;
4508
b6016b76
MC		 4509 /* Loop to write back the buffer data from page_start to
4510 * data_start */
4511 i = 0;
e30372c9 4512 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
c873879c
MC		 4513 /* Erase the page */
4514 if ((rc = bnx2_nvram_erase_page(bp, page_start)) != 0)
4515 goto nvram_write_end;
4516
4517 /* Re-enable the write again for the actual write */
4518 bnx2_enable_nvram_write(bp);
4519
b6016b76
MC		 4520 for (addr = page_start; addr < data_start;
4521 addr += 4, i += 4) {
6aa20a22 4522
b6016b76
MC		 4523 rc = bnx2_nvram_write_dword(bp, addr,
4524 &flash_buffer[i], cmd_flags);
4525
4526 if (rc != 0)
4527 goto nvram_write_end;
4528
4529 cmd_flags = 0;
4530 }
4531 }
4532
4533 /* Loop to write the new data from data_start to data_end */
bae25761 4534 for (addr = data_start; addr < data_end; addr += 4, i += 4) {
b6016b76 4535 if ((addr == page_end - 4) ||
e30372c9 4536 ((bp->flash_info->flags & BNX2_NV_BUFFERED) &&
b6016b76
MC		 4537 (addr == data_end - 4))) {
4538
4539 cmd_flags |= BNX2_NVM_COMMAND_LAST;
4540 }
4541 rc = bnx2_nvram_write_dword(bp, addr, buf,
4542 cmd_flags);
4543
4544 if (rc != 0)
4545 goto nvram_write_end;
4546
4547 cmd_flags = 0;
4548 buf += 4;
4549 }
4550
4551 /* Loop to write back the buffer data from data_end
4552 * to page_end */
e30372c9 4553 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
b6016b76
MC		 4554 for (addr = data_end; addr < page_end;
4555 addr += 4, i += 4) {
6aa20a22 4556
b6016b76
MC		 4557 if (addr == page_end-4) {
4558 cmd_flags = BNX2_NVM_COMMAND_LAST;
4559 }
4560 rc = bnx2_nvram_write_dword(bp, addr,
4561 &flash_buffer[i], cmd_flags);
4562
4563 if (rc != 0)
4564 goto nvram_write_end;
4565
4566 cmd_flags = 0;
4567 }
4568 }
4569
4570 /* Disable writes to flash interface (lock write-protect) */
4571 bnx2_disable_nvram_write(bp);
4572
4573 /* Disable access to flash interface */
4574 bnx2_disable_nvram_access(bp);
4575 bnx2_release_nvram_lock(bp);
4576
4577 /* Increment written */
4578 written += data_end - data_start;
4579 }
4580
4581nvram_write_end:
e6be763f
MC		 4582 kfree(flash_buffer);
4583 kfree(align_buf);
b6016b76
MC		 4584 return rc;
4585}
4586
0d8a6571 4587static void
7c62e83b 4588bnx2_init_fw_cap(struct bnx2 *bp)
0d8a6571 4589{
7c62e83b 4590 u32 val, sig = 0;
0d8a6571 4591
583c28e5 4592 bp->phy_flags &= ~BNX2_PHY_FLAG_REMOTE_PHY_CAP;
7c62e83b
MC		 4593 bp->flags &= ~BNX2_FLAG_CAN_KEEP_VLAN;
4594
4595 if (!(bp->flags & BNX2_FLAG_ASF_ENABLE))
4596 bp->flags |= BNX2_FLAG_CAN_KEEP_VLAN;
0d8a6571 4597
2726d6e1 4598 val = bnx2_shmem_rd(bp, BNX2_FW_CAP_MB);
0d8a6571
MC		 4599 if ((val & BNX2_FW_CAP_SIGNATURE_MASK) != BNX2_FW_CAP_SIGNATURE)
4600 return;
4601
7c62e83b
MC		 4602 if ((val & BNX2_FW_CAP_CAN_KEEP_VLAN) == BNX2_FW_CAP_CAN_KEEP_VLAN) {
4603 bp->flags |= BNX2_FLAG_CAN_KEEP_VLAN;
4604 sig |= BNX2_DRV_ACK_CAP_SIGNATURE | BNX2_FW_CAP_CAN_KEEP_VLAN;
4605 }
4606
4607 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
4608 (val & BNX2_FW_CAP_REMOTE_PHY_CAPABLE)) {
4609 u32 link;
4610
583c28e5 4611 bp->phy_flags |= BNX2_PHY_FLAG_REMOTE_PHY_CAP;
0d8a6571 4612
7c62e83b
MC		 4613 link = bnx2_shmem_rd(bp, BNX2_LINK_STATUS);
4614 if (link & BNX2_LINK_STATUS_SERDES_LINK)
0d8a6571
MC		 4615 bp->phy_port = PORT_FIBRE;
4616 else
4617 bp->phy_port = PORT_TP;
489310a4 4618
7c62e83b
MC		 4619 sig |= BNX2_DRV_ACK_CAP_SIGNATURE |
4620 BNX2_FW_CAP_REMOTE_PHY_CAPABLE;
0d8a6571 4621 }
7c62e83b
MC		 4622
4623 if (netif_running(bp->dev) && sig)
4624 bnx2_shmem_wr(bp, BNX2_DRV_ACK_CAP_MB, sig);
0d8a6571
MC		 4625}
4626
b4b36042
MC		 4627static void
4628bnx2_setup_msix_tbl(struct bnx2 *bp)
4629{
4630 REG_WR(bp, BNX2_PCI_GRC_WINDOW_ADDR, BNX2_PCI_GRC_WINDOW_ADDR_SEP_WIN);
4631
4632 REG_WR(bp, BNX2_PCI_GRC_WINDOW2_ADDR, BNX2_MSIX_TABLE_ADDR);
4633 REG_WR(bp, BNX2_PCI_GRC_WINDOW3_ADDR, BNX2_MSIX_PBA_ADDR);
4634}
4635
b6016b76
MC		 4636static int
4637bnx2_reset_chip(struct bnx2 *bp, u32 reset_code)
4638{
4639 u32 val;
4640 int i, rc = 0;
489310a4 4641 u8 old_port;
b6016b76
MC		 4642
4643 /* Wait for the current PCI transaction to complete before
4644 * issuing a reset. */
a5dac108
EW		 4645 if ((CHIP_NUM(bp) == CHIP_NUM_5706) ||
4646 (CHIP_NUM(bp) == CHIP_NUM_5708)) {
4647 REG_WR(bp, BNX2_MISC_ENABLE_CLR_BITS,
4648 BNX2_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE |
4649 BNX2_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE |
4650 BNX2_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE |
4651 BNX2_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE);
4652 val = REG_RD(bp, BNX2_MISC_ENABLE_CLR_BITS);
4653 udelay(5);
4654 } else { /* 5709 */
4655 val = REG_RD(bp, BNX2_MISC_NEW_CORE_CTL);
4656 val &= ~BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE;
4657 REG_WR(bp, BNX2_MISC_NEW_CORE_CTL, val);
4658 val = REG_RD(bp, BNX2_MISC_NEW_CORE_CTL);
4659
4660 for (i = 0; i < 100; i++) {
4661 msleep(1);
4662 val = REG_RD(bp, BNX2_PCICFG_DEVICE_CONTROL);
4663 if (!(val & BNX2_PCICFG_DEVICE_STATUS_NO_PEND))
4664 break;
4665 }
4666 }
b6016b76 4667
b090ae2b 4668 /* Wait for the firmware to tell us it is ok to issue a reset. */
a2f13890 4669 bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT0 | reset_code, 1, 1);
b090ae2b 4670
b6016b76
MC		 4671 /* Deposit a driver reset signature so the firmware knows that
4672 * this is a soft reset. */
2726d6e1
MC		 4673 bnx2_shmem_wr(bp, BNX2_DRV_RESET_SIGNATURE,
4674 BNX2_DRV_RESET_SIGNATURE_MAGIC);
b6016b76 4675
b6016b76
MC		 4676 /* Do a dummy read to force the chip to complete all current transaction
4677 * before we issue a reset. */
4678 val = REG_RD(bp, BNX2_MISC_ID);
4679
234754d5
MC		 4680 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4681 REG_WR(bp, BNX2_MISC_COMMAND, BNX2_MISC_COMMAND_SW_RESET);
4682 REG_RD(bp, BNX2_MISC_COMMAND);
4683 udelay(5);
b6016b76 4684
234754d5
MC		 4685 val = BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA |
4686 BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP;
b6016b76 4687
be7ff1af 4688 REG_WR(bp, BNX2_PCICFG_MISC_CONFIG, val);
b6016b76 4689
234754d5
MC		 4690 } else {
4691 val = BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ |
4692 BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA |
4693 BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP;
4694
4695 /* Chip reset. */
4696 REG_WR(bp, BNX2_PCICFG_MISC_CONFIG, val);
4697
594a9dfa
MC		 4698 /* Reading back any register after chip reset will hang the
4699 * bus on 5706 A0 and A1. The msleep below provides plenty
4700 * of margin for write posting.
4701 */
234754d5 4702 if ((CHIP_ID(bp) == CHIP_ID_5706_A0) ||
8e545881
AV		 4703 (CHIP_ID(bp) == CHIP_ID_5706_A1))
4704 msleep(20);
b6016b76 4705
234754d5
MC		 4706 /* Reset takes approximate 30 usec */
4707 for (i = 0; i < 10; i++) {
4708 val = REG_RD(bp, BNX2_PCICFG_MISC_CONFIG);
4709 if ((val & (BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ |
4710 BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY)) == 0)
4711 break;
4712 udelay(10);
4713 }
4714
4715 if (val & (BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ |
4716 BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY)) {
3a9c6a49 4717 pr_err("Chip reset did not complete\n");
234754d5
MC		 4718 return -EBUSY;
4719 }
b6016b76
MC		 4720 }
4721
4722 /* Make sure byte swapping is properly configured. */
4723 val = REG_RD(bp, BNX2_PCI_SWAP_DIAG0);
4724 if (val != 0x01020304) {
3a9c6a49 4725 pr_err("Chip not in correct endian mode\n");
b6016b76
MC		 4726 return -ENODEV;
4727 }
4728
b6016b76 4729 /* Wait for the firmware to finish its initialization. */
a2f13890 4730 rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT1 | reset_code, 1, 0);
b090ae2b
MC		 4731 if (rc)
4732 return rc;
b6016b76 4733
0d8a6571 4734 spin_lock_bh(&bp->phy_lock);
489310a4 4735 old_port = bp->phy_port;
7c62e83b 4736 bnx2_init_fw_cap(bp);
583c28e5
MC		 4737 if ((bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) &&
4738 old_port != bp->phy_port)
0d8a6571
MC		 4739 bnx2_set_default_remote_link(bp);
4740 spin_unlock_bh(&bp->phy_lock);
4741
b6016b76
MC		 4742 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
4743 /* Adjust the voltage regular to two steps lower. The default
4744 * of this register is 0x0000000e. */
4745 REG_WR(bp, BNX2_MISC_VREG_CONTROL, 0x000000fa);
4746
4747 /* Remove bad rbuf memory from the free pool. */
4748 rc = bnx2_alloc_bad_rbuf(bp);
4749 }
4750
c441b8d2 4751 if (bp->flags & BNX2_FLAG_USING_MSIX) {
b4b36042 4752 bnx2_setup_msix_tbl(bp);
c441b8d2
MC		 4753 /* Prevent MSIX table reads and write from timing out */
4754 REG_WR(bp, BNX2_MISC_ECO_HW_CTL,
4755 BNX2_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN);
4756 }
b4b36042 4757
b6016b76
MC		 4758 return rc;
4759}
4760
4761static int
4762bnx2_init_chip(struct bnx2 *bp)
4763{
d8026d93 4764 u32 val, mtu;
b4b36042 4765 int rc, i;
b6016b76
MC		 4766
4767 /* Make sure the interrupt is not active. */
4768 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
4769
4770 val = BNX2_DMA_CONFIG_DATA_BYTE_SWAP |
4771 BNX2_DMA_CONFIG_DATA_WORD_SWAP |
4772#ifdef __BIG_ENDIAN
6aa20a22 4773 BNX2_DMA_CONFIG_CNTL_BYTE_SWAP |
b6016b76 4774#endif
6aa20a22 4775 BNX2_DMA_CONFIG_CNTL_WORD_SWAP |
b6016b76
MC		 4776 DMA_READ_CHANS << 12 |
4777 DMA_WRITE_CHANS << 16;
4778
4779 val |= (0x2 << 20) | (1 << 11);
4780
f86e82fb 4781 if ((bp->flags & BNX2_FLAG_PCIX) && (bp->bus_speed_mhz == 133))
b6016b76
MC		 4782 val |= (1 << 23);
4783
4784 if ((CHIP_NUM(bp) == CHIP_NUM_5706) &&
f86e82fb 4785 (CHIP_ID(bp) != CHIP_ID_5706_A0) && !(bp->flags & BNX2_FLAG_PCIX))
b6016b76
MC		 4786 val |= BNX2_DMA_CONFIG_CNTL_PING_PONG_DMA;
4787
4788 REG_WR(bp, BNX2_DMA_CONFIG, val);
4789
4790 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
4791 val = REG_RD(bp, BNX2_TDMA_CONFIG);
4792 val |= BNX2_TDMA_CONFIG_ONE_DMA;
4793 REG_WR(bp, BNX2_TDMA_CONFIG, val);
4794 }
4795
f86e82fb 4796 if (bp->flags & BNX2_FLAG_PCIX) {
b6016b76
MC		 4797 u16 val16;
4798
4799 pci_read_config_word(bp->pdev, bp->pcix_cap + PCI_X_CMD,
4800 &val16);
4801 pci_write_config_word(bp->pdev, bp->pcix_cap + PCI_X_CMD,
4802 val16 & ~PCI_X_CMD_ERO);
4803 }
4804
4805 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS,
4806 BNX2_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE |
4807 BNX2_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE |
4808 BNX2_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE);
4809
4810 /* Initialize context mapping and zero out the quick contexts. The
4811 * context block must have already been enabled. */
641bdcd5
MC		 4812 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4813 rc = bnx2_init_5709_context(bp);
4814 if (rc)
4815 return rc;
4816 } else
59b47d8a 4817 bnx2_init_context(bp);
b6016b76 4818
fba9fe91
MC		 4819 if ((rc = bnx2_init_cpus(bp)) != 0)
4820 return rc;
4821
b6016b76
MC		 4822 bnx2_init_nvram(bp);
4823
5fcaed01 4824 bnx2_set_mac_addr(bp, bp->dev->dev_addr, 0);
b6016b76
MC		 4825
4826 val = REG_RD(bp, BNX2_MQ_CONFIG);
4827 val &= ~BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE;
4828 val |= BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_256;
4edd473f
MC		 4829 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4830 val |= BNX2_MQ_CONFIG_BIN_MQ_MODE;
4831 if (CHIP_REV(bp) == CHIP_REV_Ax)
4832 val |= BNX2_MQ_CONFIG_HALT_DIS;
4833 }
68c9f75a 4834
b6016b76
MC		 4835 REG_WR(bp, BNX2_MQ_CONFIG, val);
4836
4837 val = 0x10000 + (MAX_CID_CNT * MB_KERNEL_CTX_SIZE);
4838 REG_WR(bp, BNX2_MQ_KNL_BYP_WIND_START, val);
4839 REG_WR(bp, BNX2_MQ_KNL_WIND_END, val);
4840
4841 val = (BCM_PAGE_BITS - 8) << 24;
4842 REG_WR(bp, BNX2_RV2P_CONFIG, val);
4843
4844 /* Configure page size. */
4845 val = REG_RD(bp, BNX2_TBDR_CONFIG);
4846 val &= ~BNX2_TBDR_CONFIG_PAGE_SIZE;
4847 val |= (BCM_PAGE_BITS - 8) << 24 | 0x40;
4848 REG_WR(bp, BNX2_TBDR_CONFIG, val);
4849
4850 val = bp->mac_addr[0] +
4851 (bp->mac_addr[1] << 8) +
4852 (bp->mac_addr[2] << 16) +
4853 bp->mac_addr[3] +
4854 (bp->mac_addr[4] << 8) +
4855 (bp->mac_addr[5] << 16);
4856 REG_WR(bp, BNX2_EMAC_BACKOFF_SEED, val);
4857
4858 /* Program the MTU. Also include 4 bytes for CRC32. */
d8026d93
MC		 4859 mtu = bp->dev->mtu;
4860 val = mtu + ETH_HLEN + ETH_FCS_LEN;
b6016b76
MC		 4861 if (val > (MAX_ETHERNET_PACKET_SIZE + 4))
4862 val |= BNX2_EMAC_RX_MTU_SIZE_JUMBO_ENA;
4863 REG_WR(bp, BNX2_EMAC_RX_MTU_SIZE, val);
4864
d8026d93
MC		 4865 if (mtu < 1500)
4866 mtu = 1500;
4867
4868 bnx2_reg_wr_ind(bp, BNX2_RBUF_CONFIG, BNX2_RBUF_CONFIG_VAL(mtu));
4869 bnx2_reg_wr_ind(bp, BNX2_RBUF_CONFIG2, BNX2_RBUF_CONFIG2_VAL(mtu));
4870 bnx2_reg_wr_ind(bp, BNX2_RBUF_CONFIG3, BNX2_RBUF_CONFIG3_VAL(mtu));
4871
155d5561 4872 memset(bp->bnx2_napi[0].status_blk.msi, 0, bp->status_stats_size);
b4b36042
MC		 4873 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++)
4874 bp->bnx2_napi[i].last_status_idx = 0;
4875
efba0180
MC		 4876 bp->idle_chk_status_idx = 0xffff;
4877
b6016b76
MC		 4878 bp->rx_mode = BNX2_EMAC_RX_MODE_SORT_MODE;
4879
4880 /* Set up how to generate a link change interrupt. */
4881 REG_WR(bp, BNX2_EMAC_ATTENTION_ENA, BNX2_EMAC_ATTENTION_ENA_LINK);
4882
4883 REG_WR(bp, BNX2_HC_STATUS_ADDR_L,
4884 (u64) bp->status_blk_mapping & 0xffffffff);
4885 REG_WR(bp, BNX2_HC_STATUS_ADDR_H, (u64) bp->status_blk_mapping >> 32);
4886
4887 REG_WR(bp, BNX2_HC_STATISTICS_ADDR_L,
4888 (u64) bp->stats_blk_mapping & 0xffffffff);
4889 REG_WR(bp, BNX2_HC_STATISTICS_ADDR_H,
4890 (u64) bp->stats_blk_mapping >> 32);
4891
6aa20a22 4892 REG_WR(bp, BNX2_HC_TX_QUICK_CONS_TRIP,
b6016b76
MC		 4893 (bp->tx_quick_cons_trip_int << 16) | bp->tx_quick_cons_trip);
4894
4895 REG_WR(bp, BNX2_HC_RX_QUICK_CONS_TRIP,
4896 (bp->rx_quick_cons_trip_int << 16) | bp->rx_quick_cons_trip);
4897
4898 REG_WR(bp, BNX2_HC_COMP_PROD_TRIP,
4899 (bp->comp_prod_trip_int << 16) | bp->comp_prod_trip);
4900
4901 REG_WR(bp, BNX2_HC_TX_TICKS, (bp->tx_ticks_int << 16) | bp->tx_ticks);
4902
4903 REG_WR(bp, BNX2_HC_RX_TICKS, (bp->rx_ticks_int << 16) | bp->rx_ticks);
4904
4905 REG_WR(bp, BNX2_HC_COM_TICKS,
4906 (bp->com_ticks_int << 16) | bp->com_ticks);
4907
4908 REG_WR(bp, BNX2_HC_CMD_TICKS,
4909 (bp->cmd_ticks_int << 16) | bp->cmd_ticks);
4910
61d9e3fa 4911 if (bp->flags & BNX2_FLAG_BROKEN_STATS)
02537b06
MC		 4912 REG_WR(bp, BNX2_HC_STATS_TICKS, 0);
4913 else
7ea6920e 4914 REG_WR(bp, BNX2_HC_STATS_TICKS, bp->stats_ticks);
b6016b76
MC		 4915 REG_WR(bp, BNX2_HC_STAT_COLLECT_TICKS, 0xbb8); /* 3ms */
4916
4917 if (CHIP_ID(bp) == CHIP_ID_5706_A1)
8e6a72c4 4918 val = BNX2_HC_CONFIG_COLLECT_STATS;
b6016b76 4919 else {
8e6a72c4
MC		 4920 val = BNX2_HC_CONFIG_RX_TMR_MODE | BNX2_HC_CONFIG_TX_TMR_MODE |
4921 BNX2_HC_CONFIG_COLLECT_STATS;
b6016b76
MC		 4922 }
4923
efde73a3 4924 if (bp->flags & BNX2_FLAG_USING_MSIX) {
c76c0475
MC		 4925 REG_WR(bp, BNX2_HC_MSIX_BIT_VECTOR,
4926 BNX2_HC_MSIX_BIT_VECTOR_VAL);
4927
5e9ad9e1
MC		 4928 val |= BNX2_HC_CONFIG_SB_ADDR_INC_128B;
4929 }
4930
4931 if (bp->flags & BNX2_FLAG_ONE_SHOT_MSI)
cf7474a6 4932 val |= BNX2_HC_CONFIG_ONE_SHOT | BNX2_HC_CONFIG_USE_INT_PARAM;
5e9ad9e1
MC		 4933
4934 REG_WR(bp, BNX2_HC_CONFIG, val);
4935
22fa159d
MC		 4936 if (bp->rx_ticks < 25)
4937 bnx2_reg_wr_ind(bp, BNX2_FW_RX_LOW_LATENCY, 1);
4938 else
4939 bnx2_reg_wr_ind(bp, BNX2_FW_RX_LOW_LATENCY, 0);
4940
5e9ad9e1
MC		 4941 for (i = 1; i < bp->irq_nvecs; i++) {
4942 u32 base = ((i - 1) * BNX2_HC_SB_CONFIG_SIZE) +
4943 BNX2_HC_SB_CONFIG_1;
4944
6f743ca0 4945 REG_WR(bp, base,
c76c0475 4946 BNX2_HC_SB_CONFIG_1_TX_TMR_MODE |
5e9ad9e1 4947 BNX2_HC_SB_CONFIG_1_RX_TMR_MODE |
c76c0475
MC		 4948 BNX2_HC_SB_CONFIG_1_ONE_SHOT);
4949
6f743ca0 4950 REG_WR(bp, base + BNX2_HC_TX_QUICK_CONS_TRIP_OFF,
c76c0475
MC		 4951 (bp->tx_quick_cons_trip_int << 16) |
4952 bp->tx_quick_cons_trip);
4953
6f743ca0 4954 REG_WR(bp, base + BNX2_HC_TX_TICKS_OFF,
c76c0475
MC		 4955 (bp->tx_ticks_int << 16) | bp->tx_ticks);
4956
5e9ad9e1
MC		 4957 REG_WR(bp, base + BNX2_HC_RX_QUICK_CONS_TRIP_OFF,
4958 (bp->rx_quick_cons_trip_int << 16) |
4959 bp->rx_quick_cons_trip);
8e6a72c4 4960
5e9ad9e1
MC		 4961 REG_WR(bp, base + BNX2_HC_RX_TICKS_OFF,
4962 (bp->rx_ticks_int << 16) | bp->rx_ticks);
4963 }
8e6a72c4 4964
b6016b76
MC		 4965 /* Clear internal stats counters. */
4966 REG_WR(bp, BNX2_HC_COMMAND, BNX2_HC_COMMAND_CLR_STAT_NOW);
4967
da3e4fbe 4968 REG_WR(bp, BNX2_HC_ATTN_BITS_ENABLE, STATUS_ATTN_EVENTS);
b6016b76
MC		 4969
4970 /* Initialize the receive filter. */
4971 bnx2_set_rx_mode(bp->dev);
4972
0aa38df7
MC		 4973 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4974 val = REG_RD(bp, BNX2_MISC_NEW_CORE_CTL);
4975 val |= BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE;
4976 REG_WR(bp, BNX2_MISC_NEW_CORE_CTL, val);
4977 }
b090ae2b 4978 rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT2 | BNX2_DRV_MSG_CODE_RESET,
a2f13890 4979 1, 0);
b6016b76 4980
df149d70 4981 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS, BNX2_MISC_ENABLE_DEFAULT);
b6016b76
MC		 4982 REG_RD(bp, BNX2_MISC_ENABLE_SET_BITS);
4983
4984 udelay(20);
4985
bf5295bb
MC		 4986 bp->hc_cmd = REG_RD(bp, BNX2_HC_COMMAND);
4987
b090ae2b 4988 return rc;
b6016b76
MC		 4989}
4990
c76c0475
MC		 4991static void
4992bnx2_clear_ring_states(struct bnx2 *bp)
4993{
4994 struct bnx2_napi *bnapi;
35e9010b 4995 struct bnx2_tx_ring_info *txr;
bb4f98ab 4996 struct bnx2_rx_ring_info *rxr;
c76c0475
MC		 4997 int i;
4998
4999 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) {
5000 bnapi = &bp->bnx2_napi[i];
35e9010b 5001 txr = &bnapi->tx_ring;
bb4f98ab 5002 rxr = &bnapi->rx_ring;
c76c0475 5003
35e9010b
MC		 5004 txr->tx_cons = 0;
5005 txr->hw_tx_cons = 0;
bb4f98ab
MC		 5006 rxr->rx_prod_bseq = 0;
5007 rxr->rx_prod = 0;
5008 rxr->rx_cons = 0;
5009 rxr->rx_pg_prod = 0;
5010 rxr->rx_pg_cons = 0;
c76c0475
MC		 5011 }
5012}
5013
59b47d8a 5014static void
35e9010b 5015bnx2_init_tx_context(struct bnx2 *bp, u32 cid, struct bnx2_tx_ring_info *txr)
59b47d8a
MC		 5016{
5017 u32 val, offset0, offset1, offset2, offset3;
62a8313c 5018 u32 cid_addr = GET_CID_ADDR(cid);
59b47d8a
MC		 5019
5020 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
5021 offset0 = BNX2_L2CTX_TYPE_XI;
5022 offset1 = BNX2_L2CTX_CMD_TYPE_XI;
5023 offset2 = BNX2_L2CTX_TBDR_BHADDR_HI_XI;
5024 offset3 = BNX2_L2CTX_TBDR_BHADDR_LO_XI;
5025 } else {
5026 offset0 = BNX2_L2CTX_TYPE;
5027 offset1 = BNX2_L2CTX_CMD_TYPE;
5028 offset2 = BNX2_L2CTX_TBDR_BHADDR_HI;
5029 offset3 = BNX2_L2CTX_TBDR_BHADDR_LO;
5030 }
5031 val = BNX2_L2CTX_TYPE_TYPE_L2 | BNX2_L2CTX_TYPE_SIZE_L2;
62a8313c 5032 bnx2_ctx_wr(bp, cid_addr, offset0, val);
59b47d8a
MC		 5033
5034 val = BNX2_L2CTX_CMD_TYPE_TYPE_L2 | (8 << 16);
62a8313c 5035 bnx2_ctx_wr(bp, cid_addr, offset1, val);
59b47d8a 5036
35e9010b 5037 val = (u64) txr->tx_desc_mapping >> 32;
62a8313c 5038 bnx2_ctx_wr(bp, cid_addr, offset2, val);
59b47d8a 5039
35e9010b 5040 val = (u64) txr->tx_desc_mapping & 0xffffffff;
62a8313c 5041 bnx2_ctx_wr(bp, cid_addr, offset3, val);
59b47d8a 5042}
b6016b76
MC		 5043
5044static void
35e9010b 5045bnx2_init_tx_ring(struct bnx2 *bp, int ring_num)
b6016b76
MC		 5046{
5047 struct tx_bd *txbd;
c76c0475
MC		 5048 u32 cid = TX_CID;
5049 struct bnx2_napi *bnapi;
35e9010b 5050 struct bnx2_tx_ring_info *txr;
c76c0475 5051
35e9010b
MC		 5052 bnapi = &bp->bnx2_napi[ring_num];
5053 txr = &bnapi->tx_ring;
5054
5055 if (ring_num == 0)
5056 cid = TX_CID;
5057 else
5058 cid = TX_TSS_CID + ring_num - 1;
b6016b76 5059
2f8af120
MC		 5060 bp->tx_wake_thresh = bp->tx_ring_size / 2;
5061
35e9010b 5062 txbd = &txr->tx_desc_ring[MAX_TX_DESC_CNT];
6aa20a22 5063
35e9010b
MC		 5064 txbd->tx_bd_haddr_hi = (u64) txr->tx_desc_mapping >> 32;
5065 txbd->tx_bd_haddr_lo = (u64) txr->tx_desc_mapping & 0xffffffff;
b6016b76 5066
35e9010b
MC		 5067 txr->tx_prod = 0;
5068 txr->tx_prod_bseq = 0;
6aa20a22 5069
35e9010b
MC		 5070 txr->tx_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_TX_HOST_BIDX;
5071 txr->tx_bseq_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_TX_HOST_BSEQ;
b6016b76 5072
35e9010b 5073 bnx2_init_tx_context(bp, cid, txr);
b6016b76
MC		 5074}
5075
5076static void
5d5d0015
MC		 5077bnx2_init_rxbd_rings(struct rx_bd *rx_ring[], dma_addr_t dma[], u32 buf_size,
5078 int num_rings)
b6016b76 5079{
b6016b76 5080 int i;
5d5d0015 5081 struct rx_bd *rxbd;
6aa20a22 5082
5d5d0015 5083 for (i = 0; i < num_rings; i++) {
13daffa2 5084 int j;
b6016b76 5085
5d5d0015 5086 rxbd = &rx_ring[i][0];
13daffa2 5087 for (j = 0; j < MAX_RX_DESC_CNT; j++, rxbd++) {
5d5d0015 5088 rxbd->rx_bd_len = buf_size;
13daffa2
MC		 5089 rxbd->rx_bd_flags = RX_BD_FLAGS_START | RX_BD_FLAGS_END;
5090 }
5d5d0015 5091 if (i == (num_rings - 1))
13daffa2
MC		 5092 j = 0;
5093 else
5094 j = i + 1;
5d5d0015
MC		 5095 rxbd->rx_bd_haddr_hi = (u64) dma[j] >> 32;
5096 rxbd->rx_bd_haddr_lo = (u64) dma[j] & 0xffffffff;
13daffa2 5097 }
5d5d0015
MC		 5098}
5099
5100static void
bb4f98ab 5101bnx2_init_rx_ring(struct bnx2 *bp, int ring_num)
5d5d0015
MC		 5102{
5103 int i;
5104 u16 prod, ring_prod;
bb4f98ab
MC		 5105 u32 cid, rx_cid_addr, val;
5106 struct bnx2_napi *bnapi = &bp->bnx2_napi[ring_num];
5107 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
5108
5109 if (ring_num == 0)
5110 cid = RX_CID;
5111 else
5112 cid = RX_RSS_CID + ring_num - 1;
5113
5114 rx_cid_addr = GET_CID_ADDR(cid);
5d5d0015 5115
bb4f98ab 5116 bnx2_init_rxbd_rings(rxr->rx_desc_ring, rxr->rx_desc_mapping,
5d5d0015
MC		 5117 bp->rx_buf_use_size, bp->rx_max_ring);
5118
bb4f98ab 5119 bnx2_init_rx_context(bp, cid);
83e3fc89
MC		 5120
5121 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
5122 val = REG_RD(bp, BNX2_MQ_MAP_L2_5);
5123 REG_WR(bp, BNX2_MQ_MAP_L2_5, val | BNX2_MQ_MAP_L2_5_ARM);
5124 }
5125
62a8313c 5126 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_PG_BUF_SIZE, 0);
47bf4246 5127 if (bp->rx_pg_ring_size) {
bb4f98ab
MC		 5128 bnx2_init_rxbd_rings(rxr->rx_pg_desc_ring,
5129 rxr->rx_pg_desc_mapping,
47bf4246
MC		 5130 PAGE_SIZE, bp->rx_max_pg_ring);
5131 val = (bp->rx_buf_use_size << 16) | PAGE_SIZE;
62a8313c
MC		 5132 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_PG_BUF_SIZE, val);
5133 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_RBDC_KEY,
5e9ad9e1 5134 BNX2_L2CTX_RBDC_JUMBO_KEY - ring_num);
47bf4246 5135
bb4f98ab 5136 val = (u64) rxr->rx_pg_desc_mapping[0] >> 32;
62a8313c 5137 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_PG_BDHADDR_HI, val);
47bf4246 5138
bb4f98ab 5139 val = (u64) rxr->rx_pg_desc_mapping[0] & 0xffffffff;
62a8313c 5140 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_PG_BDHADDR_LO, val);
47bf4246
MC		 5141
5142 if (CHIP_NUM(bp) == CHIP_NUM_5709)
5143 REG_WR(bp, BNX2_MQ_MAP_L2_3, BNX2_MQ_MAP_L2_3_DEFAULT);
5144 }
b6016b76 5145
bb4f98ab 5146 val = (u64) rxr->rx_desc_mapping[0] >> 32;
62a8313c 5147 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_BDHADDR_HI, val);
b6016b76 5148
bb4f98ab 5149 val = (u64) rxr->rx_desc_mapping[0] & 0xffffffff;
62a8313c 5150 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_BDHADDR_LO, val);
b6016b76 5151
bb4f98ab 5152 ring_prod = prod = rxr->rx_pg_prod;
47bf4246 5153 for (i = 0; i < bp->rx_pg_ring_size; i++) {
a2df00aa 5154 if (bnx2_alloc_rx_page(bp, rxr, ring_prod, GFP_KERNEL) < 0) {
3a9c6a49
JP		 5155 netdev_warn(bp->dev, "init'ed rx page ring %d with %d/%d pages only\n",
5156 ring_num, i, bp->rx_pg_ring_size);
47bf4246 5157 break;
b929e53c 5158 }
47bf4246
MC		 5159 prod = NEXT_RX_BD(prod);
5160 ring_prod = RX_PG_RING_IDX(prod);
5161 }
bb4f98ab 5162 rxr->rx_pg_prod = prod;
47bf4246 5163
bb4f98ab 5164 ring_prod = prod = rxr->rx_prod;
236b6394 5165 for (i = 0; i < bp->rx_ring_size; i++) {
a2df00aa 5166 if (bnx2_alloc_rx_skb(bp, rxr, ring_prod, GFP_KERNEL) < 0) {
3a9c6a49
JP		 5167 netdev_warn(bp->dev, "init'ed rx ring %d with %d/%d skbs only\n",
5168 ring_num, i, bp->rx_ring_size);
b6016b76 5169 break;
b929e53c 5170 }
b6016b76
MC		 5171 prod = NEXT_RX_BD(prod);
5172 ring_prod = RX_RING_IDX(prod);
5173 }
bb4f98ab 5174 rxr->rx_prod = prod;
b6016b76 5175
bb4f98ab
MC		 5176 rxr->rx_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_BDIDX;
5177 rxr->rx_bseq_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_BSEQ;
5178 rxr->rx_pg_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_PG_BDIDX;
b6016b76 5179
bb4f98ab
MC		 5180 REG_WR16(bp, rxr->rx_pg_bidx_addr, rxr->rx_pg_prod);
5181 REG_WR16(bp, rxr->rx_bidx_addr, prod);
5182
5183 REG_WR(bp, rxr->rx_bseq_addr, rxr->rx_prod_bseq);
b6016b76
MC		 5184}
5185
35e9010b
MC		 5186static void
5187bnx2_init_all_rings(struct bnx2 *bp)
5188{
5189 int i;
5e9ad9e1 5190 u32 val;
35e9010b
MC		 5191
5192 bnx2_clear_ring_states(bp);
5193
5194 REG_WR(bp, BNX2_TSCH_TSS_CFG, 0);
5195 for (i = 0; i < bp->num_tx_rings; i++)
5196 bnx2_init_tx_ring(bp, i);
5197
5198 if (bp->num_tx_rings > 1)
5199 REG_WR(bp, BNX2_TSCH_TSS_CFG, ((bp->num_tx_rings - 1) << 24) |
5200 (TX_TSS_CID << 7));
5201
5e9ad9e1
MC		 5202 REG_WR(bp, BNX2_RLUP_RSS_CONFIG, 0);
5203 bnx2_reg_wr_ind(bp, BNX2_RXP_SCRATCH_RSS_TBL_SZ, 0);
5204
bb4f98ab
MC		 5205 for (i = 0; i < bp->num_rx_rings; i++)
5206 bnx2_init_rx_ring(bp, i);
5e9ad9e1
MC		 5207
5208 if (bp->num_rx_rings > 1) {
22fa159d 5209 u32 tbl_32 = 0;
5e9ad9e1
MC		 5210
5211 for (i = 0; i < BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES; i++) {
22fa159d
MC		 5212 int shift = (i % 8) << 2;
5213
5214 tbl_32 |= (i % (bp->num_rx_rings - 1)) << shift;
5215 if ((i % 8) == 7) {
5216 REG_WR(bp, BNX2_RLUP_RSS_DATA, tbl_32);
5217 REG_WR(bp, BNX2_RLUP_RSS_COMMAND, (i >> 3) |
5218 BNX2_RLUP_RSS_COMMAND_RSS_WRITE_MASK |
5219 BNX2_RLUP_RSS_COMMAND_WRITE |
5220 BNX2_RLUP_RSS_COMMAND_HASH_MASK);
5221 tbl_32 = 0;
5222 }
5e9ad9e1
MC		 5223 }
5224
5225 val = BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_ALL_XI |
5226 BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_ALL_XI;
5227
5228 REG_WR(bp, BNX2_RLUP_RSS_CONFIG, val);
5229
5230 }
35e9010b
MC		 5231}
5232
5d5d0015 5233static u32 bnx2_find_max_ring(u32 ring_size, u32 max_size)
13daffa2 5234{
5d5d0015 5235 u32 max, num_rings = 1;
13daffa2 5236
5d5d0015
MC		 5237 while (ring_size > MAX_RX_DESC_CNT) {
5238 ring_size -= MAX_RX_DESC_CNT;
13daffa2
MC		 5239 num_rings++;
5240 }
5241 /* round to next power of 2 */
5d5d0015 5242 max = max_size;
13daffa2
MC		 5243 while ((max & num_rings) == 0)
5244 max >>= 1;
5245
5246 if (num_rings != max)
5247 max <<= 1;
5248
5d5d0015
MC		 5249 return max;
5250}
5251
5252static void
5253bnx2_set_rx_ring_size(struct bnx2 *bp, u32 size)
5254{
84eaa187 5255 u32 rx_size, rx_space, jumbo_size;
5d5d0015
MC		 5256
5257 /* 8 for CRC and VLAN */
d89cb6af 5258 rx_size = bp->dev->mtu + ETH_HLEN + BNX2_RX_OFFSET + 8;
5d5d0015 5259
84eaa187
MC		 5260 rx_space = SKB_DATA_ALIGN(rx_size + BNX2_RX_ALIGN) + NET_SKB_PAD +
5261 sizeof(struct skb_shared_info);
5262
601d3d18 5263 bp->rx_copy_thresh = BNX2_RX_COPY_THRESH;
47bf4246
MC		 5264 bp->rx_pg_ring_size = 0;
5265 bp->rx_max_pg_ring = 0;
5266 bp->rx_max_pg_ring_idx = 0;
f86e82fb 5267 if ((rx_space > PAGE_SIZE) && !(bp->flags & BNX2_FLAG_JUMBO_BROKEN)) {
84eaa187
MC		 5268 int pages = PAGE_ALIGN(bp->dev->mtu - 40) >> PAGE_SHIFT;
5269
5270 jumbo_size = size * pages;
5271 if (jumbo_size > MAX_TOTAL_RX_PG_DESC_CNT)
5272 jumbo_size = MAX_TOTAL_RX_PG_DESC_CNT;
5273
5274 bp->rx_pg_ring_size = jumbo_size;
5275 bp->rx_max_pg_ring = bnx2_find_max_ring(jumbo_size,
5276 MAX_RX_PG_RINGS);
5277 bp->rx_max_pg_ring_idx = (bp->rx_max_pg_ring * RX_DESC_CNT) - 1;
601d3d18 5278 rx_size = BNX2_RX_COPY_THRESH + BNX2_RX_OFFSET;
84eaa187
MC		 5279 bp->rx_copy_thresh = 0;
5280 }
5d5d0015
MC		 5281
5282 bp->rx_buf_use_size = rx_size;
5283 /* hw alignment */
5284 bp->rx_buf_size = bp->rx_buf_use_size + BNX2_RX_ALIGN;
d89cb6af 5285 bp->rx_jumbo_thresh = rx_size - BNX2_RX_OFFSET;
5d5d0015
MC		 5286 bp->rx_ring_size = size;
5287 bp->rx_max_ring = bnx2_find_max_ring(size, MAX_RX_RINGS);
13daffa2
MC		 5288 bp->rx_max_ring_idx = (bp->rx_max_ring * RX_DESC_CNT) - 1;
5289}
5290
b6016b76
MC		 5291static void
5292bnx2_free_tx_skbs(struct bnx2 *bp)
5293{
5294 int i;
5295
35e9010b
MC		 5296 for (i = 0; i < bp->num_tx_rings; i++) {
5297 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
5298 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
5299 int j;
b6016b76 5300
35e9010b 5301 if (txr->tx_buf_ring == NULL)
b6016b76 5302 continue;
b6016b76 5303
35e9010b 5304 for (j = 0; j < TX_DESC_CNT; ) {
3d16af86 5305 struct sw_tx_bd *tx_buf = &txr->tx_buf_ring[j];
35e9010b 5306 struct sk_buff *skb = tx_buf->skb;
e95524a7 5307 int k, last;
35e9010b
MC		 5308
5309 if (skb == NULL) {
5310 j++;
5311 continue;
5312 }
5313
36227e88 5314 dma_unmap_single(&bp->pdev->dev,
1a4ccc2d 5315 dma_unmap_addr(tx_buf, mapping),
e95524a7
AD		 5316 skb_headlen(skb),
5317 PCI_DMA_TODEVICE);
b6016b76 5318
35e9010b 5319 tx_buf->skb = NULL;
b6016b76 5320
e95524a7
AD		 5321 last = tx_buf->nr_frags;
5322 j++;
5323 for (k = 0; k < last; k++, j++) {
5324 tx_buf = &txr->tx_buf_ring[TX_RING_IDX(j)];
36227e88 5325 dma_unmap_page(&bp->pdev->dev,
1a4ccc2d 5326 dma_unmap_addr(tx_buf, mapping),
e95524a7
AD		 5327 skb_shinfo(skb)->frags[k].size,
5328 PCI_DMA_TODEVICE);
5329 }
35e9010b 5330 dev_kfree_skb(skb);
b6016b76 5331 }
b6016b76 5332 }
b6016b76
MC		 5333}
5334
5335static void
5336bnx2_free_rx_skbs(struct bnx2 *bp)
5337{
5338 int i;
5339
bb4f98ab
MC		 5340 for (i = 0; i < bp->num_rx_rings; i++) {
5341 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
5342 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
5343 int j;
b6016b76 5344
bb4f98ab
MC		 5345 if (rxr->rx_buf_ring == NULL)
5346 return;
b6016b76 5347
bb4f98ab
MC		 5348 for (j = 0; j < bp->rx_max_ring_idx; j++) {
5349 struct sw_bd *rx_buf = &rxr->rx_buf_ring[j];
5350 struct sk_buff *skb = rx_buf->skb;
b6016b76 5351
bb4f98ab
MC		 5352 if (skb == NULL)
5353 continue;
b6016b76 5354
36227e88 5355 dma_unmap_single(&bp->pdev->dev,
1a4ccc2d 5356 dma_unmap_addr(rx_buf, mapping),
bb4f98ab
MC		 5357 bp->rx_buf_use_size,
5358 PCI_DMA_FROMDEVICE);
b6016b76 5359
bb4f98ab
MC		 5360 rx_buf->skb = NULL;
5361
5362 dev_kfree_skb(skb);
5363 }
5364 for (j = 0; j < bp->rx_max_pg_ring_idx; j++)
5365 bnx2_free_rx_page(bp, rxr, j);
b6016b76
MC		 5366 }
5367}
5368
5369static void
5370bnx2_free_skbs(struct bnx2 *bp)
5371{
5372 bnx2_free_tx_skbs(bp);
5373 bnx2_free_rx_skbs(bp);
5374}
5375
5376static int
5377bnx2_reset_nic(struct bnx2 *bp, u32 reset_code)
5378{
5379 int rc;
5380
5381 rc = bnx2_reset_chip(bp, reset_code);
5382 bnx2_free_skbs(bp);
5383 if (rc)
5384 return rc;
5385
fba9fe91
MC		 5386 if ((rc = bnx2_init_chip(bp)) != 0)
5387 return rc;
5388
35e9010b 5389 bnx2_init_all_rings(bp);
b6016b76
MC		 5390 return 0;
5391}
5392
5393static int
9a120bc5 5394bnx2_init_nic(struct bnx2 *bp, int reset_phy)
b6016b76
MC		 5395{
5396 int rc;
5397
5398 if ((rc = bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET)) != 0)
5399 return rc;
5400
80be4434 5401 spin_lock_bh(&bp->phy_lock);
9a120bc5 5402 bnx2_init_phy(bp, reset_phy);
b6016b76 5403 bnx2_set_link(bp);
543a827d
MC		 5404 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
5405 bnx2_remote_phy_event(bp);
0d8a6571 5406 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 5407 return 0;
5408}
5409
74bf4ba3
MC		 5410static int
5411bnx2_shutdown_chip(struct bnx2 *bp)
5412{
5413 u32 reset_code;
5414
5415 if (bp->flags & BNX2_FLAG_NO_WOL)
5416 reset_code = BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN;
5417 else if (bp->wol)
5418 reset_code = BNX2_DRV_MSG_CODE_SUSPEND_WOL;
5419 else
5420 reset_code = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL;
5421
5422 return bnx2_reset_chip(bp, reset_code);
5423}
5424
b6016b76
MC		 5425static int
5426bnx2_test_registers(struct bnx2 *bp)
5427{
5428 int ret;
5bae30c9 5429 int i, is_5709;
f71e1309 5430 static const struct {
b6016b76
MC		 5431 u16 offset;
5432 u16 flags;
5bae30c9 5433#define BNX2_FL_NOT_5709 1
b6016b76
MC		 5434 u32 rw_mask;
5435 u32 ro_mask;
5436 } reg_tbl[] = {
5437 { 0x006c, 0, 0x00000000, 0x0000003f },
5438 { 0x0090, 0, 0xffffffff, 0x00000000 },
5439 { 0x0094, 0, 0x00000000, 0x00000000 },
5440
5bae30c9
MC		 5441 { 0x0404, BNX2_FL_NOT_5709, 0x00003f00, 0x00000000 },
5442 { 0x0418, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5443 { 0x041c, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5444 { 0x0420, BNX2_FL_NOT_5709, 0x00000000, 0x80ffffff },
5445 { 0x0424, BNX2_FL_NOT_5709, 0x00000000, 0x00000000 },
5446 { 0x0428, BNX2_FL_NOT_5709, 0x00000000, 0x00000001 },
5447 { 0x0450, BNX2_FL_NOT_5709, 0x00000000, 0x0000ffff },
5448 { 0x0454, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5449 { 0x0458, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5450
5451 { 0x0808, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5452 { 0x0854, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5453 { 0x0868, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5454 { 0x086c, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5455 { 0x0870, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5456 { 0x0874, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5457
5458 { 0x0c00, BNX2_FL_NOT_5709, 0x00000000, 0x00000001 },
5459 { 0x0c04, BNX2_FL_NOT_5709, 0x00000000, 0x03ff0001 },
5460 { 0x0c08, BNX2_FL_NOT_5709, 0x0f0ff073, 0x00000000 },
b6016b76
MC		 5461
5462 { 0x1000, 0, 0x00000000, 0x00000001 },
15b169cc 5463 { 0x1004, BNX2_FL_NOT_5709, 0x00000000, 0x000f0001 },
b6016b76
MC		 5464
5465 { 0x1408, 0, 0x01c00800, 0x00000000 },
5466 { 0x149c, 0, 0x8000ffff, 0x00000000 },
5467 { 0x14a8, 0, 0x00000000, 0x000001ff },
5b0c76ad 5468 { 0x14ac, 0, 0x0fffffff, 0x10000000 },
b6016b76
MC		 5469 { 0x14b0, 0, 0x00000002, 0x00000001 },
5470 { 0x14b8, 0, 0x00000000, 0x00000000 },
5471 { 0x14c0, 0, 0x00000000, 0x00000009 },
5472 { 0x14c4, 0, 0x00003fff, 0x00000000 },
5473 { 0x14cc, 0, 0x00000000, 0x00000001 },
5474 { 0x14d0, 0, 0xffffffff, 0x00000000 },
b6016b76
MC		 5475
5476 { 0x1800, 0, 0x00000000, 0x00000001 },
5477 { 0x1804, 0, 0x00000000, 0x00000003 },
b6016b76
MC		 5478
5479 { 0x2800, 0, 0x00000000, 0x00000001 },
5480 { 0x2804, 0, 0x00000000, 0x00003f01 },
5481 { 0x2808, 0, 0x0f3f3f03, 0x00000000 },
5482 { 0x2810, 0, 0xffff0000, 0x00000000 },
5483 { 0x2814, 0, 0xffff0000, 0x00000000 },
5484 { 0x2818, 0, 0xffff0000, 0x00000000 },
5485 { 0x281c, 0, 0xffff0000, 0x00000000 },
5486 { 0x2834, 0, 0xffffffff, 0x00000000 },
5487 { 0x2840, 0, 0x00000000, 0xffffffff },
5488 { 0x2844, 0, 0x00000000, 0xffffffff },
5489 { 0x2848, 0, 0xffffffff, 0x00000000 },
5490 { 0x284c, 0, 0xf800f800, 0x07ff07ff },
5491
5492 { 0x2c00, 0, 0x00000000, 0x00000011 },
5493 { 0x2c04, 0, 0x00000000, 0x00030007 },
5494
b6016b76
MC		 5495 { 0x3c00, 0, 0x00000000, 0x00000001 },
5496 { 0x3c04, 0, 0x00000000, 0x00070000 },
5497 { 0x3c08, 0, 0x00007f71, 0x07f00000 },
5498 { 0x3c0c, 0, 0x1f3ffffc, 0x00000000 },
5499 { 0x3c10, 0, 0xffffffff, 0x00000000 },
5500 { 0x3c14, 0, 0x00000000, 0xffffffff },
5501 { 0x3c18, 0, 0x00000000, 0xffffffff },
5502 { 0x3c1c, 0, 0xfffff000, 0x00000000 },
5503 { 0x3c20, 0, 0xffffff00, 0x00000000 },
b6016b76
MC		 5504
5505 { 0x5004, 0, 0x00000000, 0x0000007f },
5506 { 0x5008, 0, 0x0f0007ff, 0x00000000 },
b6016b76 5507
b6016b76
MC		 5508 { 0x5c00, 0, 0x00000000, 0x00000001 },
5509 { 0x5c04, 0, 0x00000000, 0x0003000f },
5510 { 0x5c08, 0, 0x00000003, 0x00000000 },
5511 { 0x5c0c, 0, 0x0000fff8, 0x00000000 },
5512 { 0x5c10, 0, 0x00000000, 0xffffffff },
5513 { 0x5c80, 0, 0x00000000, 0x0f7113f1 },
5514 { 0x5c84, 0, 0x00000000, 0x0000f333 },
5515 { 0x5c88, 0, 0x00000000, 0x00077373 },
5516 { 0x5c8c, 0, 0x00000000, 0x0007f737 },
5517
5518 { 0x6808, 0, 0x0000ff7f, 0x00000000 },
5519 { 0x680c, 0, 0xffffffff, 0x00000000 },
5520 { 0x6810, 0, 0xffffffff, 0x00000000 },
5521 { 0x6814, 0, 0xffffffff, 0x00000000 },
5522 { 0x6818, 0, 0xffffffff, 0x00000000 },
5523 { 0x681c, 0, 0xffffffff, 0x00000000 },
5524 { 0x6820, 0, 0x00ff00ff, 0x00000000 },
5525 { 0x6824, 0, 0x00ff00ff, 0x00000000 },
5526 { 0x6828, 0, 0x00ff00ff, 0x00000000 },
5527 { 0x682c, 0, 0x03ff03ff, 0x00000000 },
5528 { 0x6830, 0, 0x03ff03ff, 0x00000000 },
5529 { 0x6834, 0, 0x03ff03ff, 0x00000000 },
5530 { 0x6838, 0, 0x03ff03ff, 0x00000000 },
5531 { 0x683c, 0, 0x0000ffff, 0x00000000 },
5532 { 0x6840, 0, 0x00000ff0, 0x00000000 },
5533 { 0x6844, 0, 0x00ffff00, 0x00000000 },
5534 { 0x684c, 0, 0xffffffff, 0x00000000 },
5535 { 0x6850, 0, 0x7f7f7f7f, 0x00000000 },
5536 { 0x6854, 0, 0x7f7f7f7f, 0x00000000 },
5537 { 0x6858, 0, 0x7f7f7f7f, 0x00000000 },
5538 { 0x685c, 0, 0x7f7f7f7f, 0x00000000 },
5539 { 0x6908, 0, 0x00000000, 0x0001ff0f },
5540 { 0x690c, 0, 0x00000000, 0x0ffe00f0 },
5541
5542 { 0xffff, 0, 0x00000000, 0x00000000 },
5543 };
5544
5545 ret = 0;
5bae30c9
MC		 5546 is_5709 = 0;
5547 if (CHIP_NUM(bp) == CHIP_NUM_5709)
5548 is_5709 = 1;
5549
b6016b76
MC		 5550 for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
5551 u32 offset, rw_mask, ro_mask, save_val, val;
5bae30c9
MC		 5552 u16 flags = reg_tbl[i].flags;
5553
5554 if (is_5709 && (flags & BNX2_FL_NOT_5709))
5555 continue;
b6016b76
MC		 5556
5557 offset = (u32) reg_tbl[i].offset;
5558 rw_mask = reg_tbl[i].rw_mask;
5559 ro_mask = reg_tbl[i].ro_mask;
5560
14ab9b86 5561 save_val = readl(bp->regview + offset);
b6016b76 5562
14ab9b86 5563 writel(0, bp->regview + offset);
b6016b76 5564
14ab9b86 5565 val = readl(bp->regview + offset);
b6016b76
MC		 5566 if ((val & rw_mask) != 0) {
5567 goto reg_test_err;
5568 }
5569
5570 if ((val & ro_mask) != (save_val & ro_mask)) {
5571 goto reg_test_err;
5572 }
5573
14ab9b86 5574 writel(0xffffffff, bp->regview + offset);
b6016b76 5575
14ab9b86 5576 val = readl(bp->regview + offset);
b6016b76
MC		 5577 if ((val & rw_mask) != rw_mask) {
5578 goto reg_test_err;
5579 }
5580
5581 if ((val & ro_mask) != (save_val & ro_mask)) {
5582 goto reg_test_err;
5583 }
5584
14ab9b86 5585 writel(save_val, bp->regview + offset);
b6016b76
MC		 5586 continue;
5587
5588reg_test_err:
14ab9b86 5589 writel(save_val, bp->regview + offset);
b6016b76
MC		 5590 ret = -ENODEV;
5591 break;
5592 }
5593 return ret;
5594}
5595
5596static int
5597bnx2_do_mem_test(struct bnx2 *bp, u32 start, u32 size)
5598{
f71e1309 5599 static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0x55555555,
b6016b76
MC		 5600 0xaaaaaaaa , 0xaa55aa55, 0x55aa55aa };
5601 int i;
5602
5603 for (i = 0; i < sizeof(test_pattern) / 4; i++) {
5604 u32 offset;
5605
5606 for (offset = 0; offset < size; offset += 4) {
5607
2726d6e1 5608 bnx2_reg_wr_ind(bp, start + offset, test_pattern[i]);
b6016b76 5609
2726d6e1 5610 if (bnx2_reg_rd_ind(bp, start + offset) !=
b6016b76
MC		 5611 test_pattern[i]) {
5612 return -ENODEV;
5613 }
5614 }
5615 }
5616 return 0;
5617}
5618
5619static int
5620bnx2_test_memory(struct bnx2 *bp)
5621{
5622 int ret = 0;
5623 int i;
5bae30c9 5624 static struct mem_entry {
b6016b76
MC		 5625 u32 offset;
5626 u32 len;
5bae30c9 5627 } mem_tbl_5706[] = {
b6016b76 5628 { 0x60000, 0x4000 },
5b0c76ad 5629 { 0xa0000, 0x3000 },
b6016b76
MC		 5630 { 0xe0000, 0x4000 },
5631 { 0x120000, 0x4000 },
5632 { 0x1a0000, 0x4000 },
5633 { 0x160000, 0x4000 },
5634 { 0xffffffff, 0 },
5bae30c9
MC		 5635 },
5636 mem_tbl_5709[] = {
5637 { 0x60000, 0x4000 },
5638 { 0xa0000, 0x3000 },
5639 { 0xe0000, 0x4000 },
5640 { 0x120000, 0x4000 },
5641 { 0x1a0000, 0x4000 },
5642 { 0xffffffff, 0 },
b6016b76 5643 };
5bae30c9
MC		 5644 struct mem_entry *mem_tbl;
5645
5646 if (CHIP_NUM(bp) == CHIP_NUM_5709)
5647 mem_tbl = mem_tbl_5709;
5648 else
5649 mem_tbl = mem_tbl_5706;
b6016b76
MC		 5650
5651 for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
5652 if ((ret = bnx2_do_mem_test(bp, mem_tbl[i].offset,
5653 mem_tbl[i].len)) != 0) {
5654 return ret;
5655 }
5656 }
6aa20a22 5657
b6016b76
MC		 5658 return ret;
5659}
5660
bc5a0690
MC		 5661#define BNX2_MAC_LOOPBACK 0
5662#define BNX2_PHY_LOOPBACK 1
5663
b6016b76 5664static int
bc5a0690 5665bnx2_run_loopback(struct bnx2 *bp, int loopback_mode)
b6016b76
MC		 5666{
5667 unsigned int pkt_size, num_pkts, i;
5668 struct sk_buff *skb, *rx_skb;
5669 unsigned char *packet;
bc5a0690 5670 u16 rx_start_idx, rx_idx;
b6016b76
MC		 5671 dma_addr_t map;
5672 struct tx_bd *txbd;
5673 struct sw_bd *rx_buf;
5674 struct l2_fhdr *rx_hdr;
5675 int ret = -ENODEV;
c76c0475 5676 struct bnx2_napi *bnapi = &bp->bnx2_napi[0], *tx_napi;
35e9010b 5677 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
bb4f98ab 5678 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
c76c0475
MC		 5679
5680 tx_napi = bnapi;
b6016b76 5681
35e9010b 5682 txr = &tx_napi->tx_ring;
bb4f98ab 5683 rxr = &bnapi->rx_ring;
bc5a0690
MC		 5684 if (loopback_mode == BNX2_MAC_LOOPBACK) {
5685 bp->loopback = MAC_LOOPBACK;
5686 bnx2_set_mac_loopback(bp);
5687 }
5688 else if (loopback_mode == BNX2_PHY_LOOPBACK) {
583c28e5 5689 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
489310a4
MC		 5690 return 0;
5691
80be4434 5692 bp->loopback = PHY_LOOPBACK;
bc5a0690
MC		 5693 bnx2_set_phy_loopback(bp);
5694 }
5695 else
5696 return -EINVAL;
b6016b76 5697
84eaa187 5698 pkt_size = min(bp->dev->mtu + ETH_HLEN, bp->rx_jumbo_thresh - 4);
932f3772 5699 skb = netdev_alloc_skb(bp->dev, pkt_size);
b6cbc3b6
JL		 5700 if (!skb)
5701 return -ENOMEM;
b6016b76 5702 packet = skb_put(skb, pkt_size);
6634292b 5703 memcpy(packet, bp->dev->dev_addr, 6);
b6016b76
MC		 5704 memset(packet + 6, 0x0, 8);
5705 for (i = 14; i < pkt_size; i++)
5706 packet[i] = (unsigned char) (i & 0xff);
5707
36227e88
SG		 5708 map = dma_map_single(&bp->pdev->dev, skb->data, pkt_size,
5709 PCI_DMA_TODEVICE);
5710 if (dma_mapping_error(&bp->pdev->dev, map)) {
3d16af86
BL		 5711 dev_kfree_skb(skb);
5712 return -EIO;
5713 }
b6016b76 5714
bf5295bb
MC		 5715 REG_WR(bp, BNX2_HC_COMMAND,
5716 bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
5717
b6016b76
MC		 5718 REG_RD(bp, BNX2_HC_COMMAND);
5719
5720 udelay(5);
35efa7c1 5721 rx_start_idx = bnx2_get_hw_rx_cons(bnapi);
b6016b76 5722
b6016b76
MC		 5723 num_pkts = 0;
5724
35e9010b 5725 txbd = &txr->tx_desc_ring[TX_RING_IDX(txr->tx_prod)];
b6016b76
MC		 5726
5727 txbd->tx_bd_haddr_hi = (u64) map >> 32;
5728 txbd->tx_bd_haddr_lo = (u64) map & 0xffffffff;
5729 txbd->tx_bd_mss_nbytes = pkt_size;
5730 txbd->tx_bd_vlan_tag_flags = TX_BD_FLAGS_START | TX_BD_FLAGS_END;
5731
5732 num_pkts++;
35e9010b
MC		 5733 txr->tx_prod = NEXT_TX_BD(txr->tx_prod);
5734 txr->tx_prod_bseq += pkt_size;
b6016b76 5735
35e9010b
MC		 5736 REG_WR16(bp, txr->tx_bidx_addr, txr->tx_prod);
5737 REG_WR(bp, txr->tx_bseq_addr, txr->tx_prod_bseq);
b6016b76
MC		 5738
5739 udelay(100);
5740
bf5295bb
MC		 5741 REG_WR(bp, BNX2_HC_COMMAND,
5742 bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
5743
b6016b76
MC		 5744 REG_RD(bp, BNX2_HC_COMMAND);
5745
5746 udelay(5);
5747
36227e88 5748 dma_unmap_single(&bp->pdev->dev, map, pkt_size, PCI_DMA_TODEVICE);
745720e5 5749 dev_kfree_skb(skb);
b6016b76 5750
35e9010b 5751 if (bnx2_get_hw_tx_cons(tx_napi) != txr->tx_prod)
b6016b76 5752 goto loopback_test_done;
b6016b76 5753
35efa7c1 5754 rx_idx = bnx2_get_hw_rx_cons(bnapi);
b6016b76
MC		 5755 if (rx_idx != rx_start_idx + num_pkts) {
5756 goto loopback_test_done;
5757 }
5758
bb4f98ab 5759 rx_buf = &rxr->rx_buf_ring[rx_start_idx];
b6016b76
MC		 5760 rx_skb = rx_buf->skb;
5761
a33fa66b 5762 rx_hdr = rx_buf->desc;
d89cb6af 5763 skb_reserve(rx_skb, BNX2_RX_OFFSET);
b6016b76 5764
36227e88 5765 dma_sync_single_for_cpu(&bp->pdev->dev,
1a4ccc2d 5766 dma_unmap_addr(rx_buf, mapping),
b6016b76
MC		 5767 bp->rx_buf_size, PCI_DMA_FROMDEVICE);
5768
ade2bfe7 5769 if (rx_hdr->l2_fhdr_status &
b6016b76
MC		 5770 (L2_FHDR_ERRORS_BAD_CRC |
5771 L2_FHDR_ERRORS_PHY_DECODE |
5772 L2_FHDR_ERRORS_ALIGNMENT |
5773 L2_FHDR_ERRORS_TOO_SHORT |
5774 L2_FHDR_ERRORS_GIANT_FRAME)) {
5775
5776 goto loopback_test_done;
5777 }
5778
5779 if ((rx_hdr->l2_fhdr_pkt_len - 4) != pkt_size) {
5780 goto loopback_test_done;
5781 }
5782
5783 for (i = 14; i < pkt_size; i++) {
5784 if (*(rx_skb->data + i) != (unsigned char) (i & 0xff)) {
5785 goto loopback_test_done;
5786 }
5787 }
5788
5789 ret = 0;
5790
5791loopback_test_done:
5792 bp->loopback = 0;
5793 return ret;
5794}
5795
bc5a0690
MC		 5796#define BNX2_MAC_LOOPBACK_FAILED 1
5797#define BNX2_PHY_LOOPBACK_FAILED 2
5798#define BNX2_LOOPBACK_FAILED (BNX2_MAC_LOOPBACK_FAILED | \
5799 BNX2_PHY_LOOPBACK_FAILED)
5800
5801static int
5802bnx2_test_loopback(struct bnx2 *bp)
5803{
5804 int rc = 0;
5805
5806 if (!netif_running(bp->dev))
5807 return BNX2_LOOPBACK_FAILED;
5808
5809 bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET);
5810 spin_lock_bh(&bp->phy_lock);
9a120bc5 5811 bnx2_init_phy(bp, 1);
bc5a0690
MC		 5812 spin_unlock_bh(&bp->phy_lock);
5813 if (bnx2_run_loopback(bp, BNX2_MAC_LOOPBACK))
5814 rc |= BNX2_MAC_LOOPBACK_FAILED;
5815 if (bnx2_run_loopback(bp, BNX2_PHY_LOOPBACK))
5816 rc |= BNX2_PHY_LOOPBACK_FAILED;
5817 return rc;
5818}
5819
b6016b76
MC		 5820#define NVRAM_SIZE 0x200
5821#define CRC32_RESIDUAL 0xdebb20e3
5822
5823static int
5824bnx2_test_nvram(struct bnx2 *bp)
5825{
b491edd5 5826 __be32 buf[NVRAM_SIZE / 4];
b6016b76
MC		 5827 u8 *data = (u8 *) buf;
5828 int rc = 0;
5829 u32 magic, csum;
5830
5831 if ((rc = bnx2_nvram_read(bp, 0, data, 4)) != 0)
5832 goto test_nvram_done;
5833
5834 magic = be32_to_cpu(buf[0]);
5835 if (magic != 0x669955aa) {
5836 rc = -ENODEV;
5837 goto test_nvram_done;
5838 }
5839
5840 if ((rc = bnx2_nvram_read(bp, 0x100, data, NVRAM_SIZE)) != 0)
5841 goto test_nvram_done;
5842
5843 csum = ether_crc_le(0x100, data);
5844 if (csum != CRC32_RESIDUAL) {
5845 rc = -ENODEV;
5846 goto test_nvram_done;
5847 }
5848
5849 csum = ether_crc_le(0x100, data + 0x100);
5850 if (csum != CRC32_RESIDUAL) {
5851 rc = -ENODEV;
5852 }
5853
5854test_nvram_done:
5855 return rc;
5856}
5857
5858static int
5859bnx2_test_link(struct bnx2 *bp)
5860{
5861 u32 bmsr;
5862
9f52b564
MC		 5863 if (!netif_running(bp->dev))
5864 return -ENODEV;
5865
583c28e5 5866 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
489310a4
MC		 5867 if (bp->link_up)
5868 return 0;
5869 return -ENODEV;
5870 }
c770a65c 5871 spin_lock_bh(&bp->phy_lock);
27a005b8
MC		 5872 bnx2_enable_bmsr1(bp);
5873 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
5874 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
5875 bnx2_disable_bmsr1(bp);
c770a65c 5876 spin_unlock_bh(&bp->phy_lock);
6aa20a22 5877
b6016b76
MC		 5878 if (bmsr & BMSR_LSTATUS) {
5879 return 0;
5880 }
5881 return -ENODEV;
5882}
5883
5884static int
5885bnx2_test_intr(struct bnx2 *bp)
5886{
5887 int i;
b6016b76
MC		 5888 u16 status_idx;
5889
5890 if (!netif_running(bp->dev))
5891 return -ENODEV;
5892
5893 status_idx = REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD) & 0xffff;
5894
5895 /* This register is not touched during run-time. */
bf5295bb 5896 REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW);
b6016b76
MC		 5897 REG_RD(bp, BNX2_HC_COMMAND);
5898
5899 for (i = 0; i < 10; i++) {
5900 if ((REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD) & 0xffff) !=
5901 status_idx) {
5902
5903 break;
5904 }
5905
5906 msleep_interruptible(10);
5907 }
5908 if (i < 10)
5909 return 0;
5910
5911 return -ENODEV;
5912}
5913
38ea3686 5914/* Determining link for parallel detection. */
b2fadeae
MC		 5915static int
5916bnx2_5706_serdes_has_link(struct bnx2 *bp)
5917{
5918 u32 mode_ctl, an_dbg, exp;
5919
38ea3686
MC		 5920 if (bp->phy_flags & BNX2_PHY_FLAG_NO_PARALLEL)
5921 return 0;
5922
b2fadeae
MC		 5923 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_MODE_CTL);
5924 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &mode_ctl);
5925
5926 if (!(mode_ctl & MISC_SHDW_MODE_CTL_SIG_DET))
5927 return 0;
5928
5929 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG);
5930 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
5931 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
5932
f3014c0c 5933 if (an_dbg & (MISC_SHDW_AN_DBG_NOSYNC | MISC_SHDW_AN_DBG_RUDI_INVALID))
b2fadeae
MC		 5934 return 0;
5935
5936 bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, MII_EXPAND_REG1);
5937 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &exp);
5938 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &exp);
5939
5940 if (exp & MII_EXPAND_REG1_RUDI_C) /* receiving CONFIG */
5941 return 0;
5942
5943 return 1;
5944}
5945
b6016b76 5946static void
48b01e2d 5947bnx2_5706_serdes_timer(struct bnx2 *bp)
b6016b76 5948{
b2fadeae
MC		 5949 int check_link = 1;
5950
48b01e2d 5951 spin_lock(&bp->phy_lock);
b2fadeae 5952 if (bp->serdes_an_pending) {
48b01e2d 5953 bp->serdes_an_pending--;
b2fadeae
MC		 5954 check_link = 0;
5955 } else if ((bp->link_up == 0) && (bp->autoneg & AUTONEG_SPEED)) {
48b01e2d 5956 u32 bmcr;
b6016b76 5957
ac392abc 5958 bp->current_interval = BNX2_TIMER_INTERVAL;
cd339a0e 5959
ca58c3af 5960 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76 5961
48b01e2d 5962 if (bmcr & BMCR_ANENABLE) {
b2fadeae 5963 if (bnx2_5706_serdes_has_link(bp)) {
48b01e2d
MC		 5964 bmcr &= ~BMCR_ANENABLE;
5965 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
ca58c3af 5966 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
583c28e5 5967 bp->phy_flags |= BNX2_PHY_FLAG_PARALLEL_DETECT;
48b01e2d 5968 }
b6016b76 5969 }
48b01e2d
MC		 5970 }
5971 else if ((bp->link_up) && (bp->autoneg & AUTONEG_SPEED) &&
583c28e5 5972 (bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT)) {
48b01e2d 5973 u32 phy2;
b6016b76 5974
48b01e2d
MC		 5975 bnx2_write_phy(bp, 0x17, 0x0f01);
5976 bnx2_read_phy(bp, 0x15, &phy2);
5977 if (phy2 & 0x20) {
5978 u32 bmcr;
cd339a0e 5979
ca58c3af 5980 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
48b01e2d 5981 bmcr |= BMCR_ANENABLE;
ca58c3af 5982 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
b6016b76 5983
583c28e5 5984 bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT;
48b01e2d
MC		 5985 }
5986 } else
ac392abc 5987 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 5988
a2724e25 5989 if (check_link) {
b2fadeae
MC		 5990 u32 val;
5991
5992 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG);
5993 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &val);
5994 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &val);
5995
a2724e25
MC		 5996 if (bp->link_up && (val & MISC_SHDW_AN_DBG_NOSYNC)) {
5997 if (!(bp->phy_flags & BNX2_PHY_FLAG_FORCED_DOWN)) {
5998 bnx2_5706s_force_link_dn(bp, 1);
5999 bp->phy_flags |= BNX2_PHY_FLAG_FORCED_DOWN;
6000 } else
6001 bnx2_set_link(bp);
6002 } else if (!bp->link_up && !(val & MISC_SHDW_AN_DBG_NOSYNC))
6003 bnx2_set_link(bp);
b2fadeae 6004 }
48b01e2d
MC		 6005 spin_unlock(&bp->phy_lock);
6006}
b6016b76 6007
f8dd064e
MC		 6008static void
6009bnx2_5708_serdes_timer(struct bnx2 *bp)
6010{
583c28e5 6011 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 6012 return;
6013
583c28e5 6014 if ((bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) == 0) {
f8dd064e
MC		 6015 bp->serdes_an_pending = 0;
6016 return;
6017 }
b6016b76 6018
f8dd064e
MC		 6019 spin_lock(&bp->phy_lock);
6020 if (bp->serdes_an_pending)
6021 bp->serdes_an_pending--;
6022 else if ((bp->link_up == 0) && (bp->autoneg & AUTONEG_SPEED)) {
6023 u32 bmcr;
b6016b76 6024
ca58c3af 6025 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
f8dd064e 6026 if (bmcr & BMCR_ANENABLE) {
605a9e20 6027 bnx2_enable_forced_2g5(bp);
40105c0b 6028 bp->current_interval = BNX2_SERDES_FORCED_TIMEOUT;
f8dd064e 6029 } else {
605a9e20 6030 bnx2_disable_forced_2g5(bp);
f8dd064e 6031 bp->serdes_an_pending = 2;
ac392abc 6032 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 6033 }
b6016b76 6034
f8dd064e 6035 } else
ac392abc 6036 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 6037
f8dd064e
MC		 6038 spin_unlock(&bp->phy_lock);
6039}
6040
48b01e2d
MC		 6041static void
6042bnx2_timer(unsigned long data)
6043{
6044 struct bnx2 *bp = (struct bnx2 *) data;
b6016b76 6045
48b01e2d
MC		 6046 if (!netif_running(bp->dev))
6047 return;
b6016b76 6048
48b01e2d
MC		 6049 if (atomic_read(&bp->intr_sem) != 0)
6050 goto bnx2_restart_timer;
b6016b76 6051
efba0180
MC		 6052 if ((bp->flags & (BNX2_FLAG_USING_MSI | BNX2_FLAG_ONE_SHOT_MSI)) ==
6053 BNX2_FLAG_USING_MSI)
6054 bnx2_chk_missed_msi(bp);
6055
df149d70 6056 bnx2_send_heart_beat(bp);
b6016b76 6057
2726d6e1
MC		 6058 bp->stats_blk->stat_FwRxDrop =
6059 bnx2_reg_rd_ind(bp, BNX2_FW_RX_DROP_COUNT);
b6016b76 6060
02537b06 6061 /* workaround occasional corrupted counters */
61d9e3fa 6062 if ((bp->flags & BNX2_FLAG_BROKEN_STATS) && bp->stats_ticks)
02537b06
MC		 6063 REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd |
6064 BNX2_HC_COMMAND_STATS_NOW);
6065
583c28e5 6066 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
f8dd064e
MC		 6067 if (CHIP_NUM(bp) == CHIP_NUM_5706)
6068 bnx2_5706_serdes_timer(bp);
27a005b8 6069 else
f8dd064e 6070 bnx2_5708_serdes_timer(bp);
b6016b76
MC		 6071 }
6072
6073bnx2_restart_timer:
cd339a0e 6074 mod_timer(&bp->timer, jiffies + bp->current_interval);
b6016b76
MC		 6075}
6076
8e6a72c4
MC		 6077static int
6078bnx2_request_irq(struct bnx2 *bp)
6079{
6d866ffc 6080 unsigned long flags;
b4b36042
MC		 6081 struct bnx2_irq *irq;
6082 int rc = 0, i;
8e6a72c4 6083
f86e82fb 6084 if (bp->flags & BNX2_FLAG_USING_MSI_OR_MSIX)
6d866ffc
MC		 6085 flags = 0;
6086 else
6087 flags = IRQF_SHARED;
b4b36042
MC		 6088
6089 for (i = 0; i < bp->irq_nvecs; i++) {
6090 irq = &bp->irq_tbl[i];
c76c0475 6091 rc = request_irq(irq->vector, irq->handler, flags, irq->name,
f0ea2e63 6092 &bp->bnx2_napi[i]);
b4b36042
MC		 6093 if (rc)
6094 break;
6095 irq->requested = 1;
6096 }
8e6a72c4
MC		 6097 return rc;
6098}
6099
6100static void
a29ba9d2 6101__bnx2_free_irq(struct bnx2 *bp)
8e6a72c4 6102{
b4b36042
MC		 6103 struct bnx2_irq *irq;
6104 int i;
8e6a72c4 6105
b4b36042
MC		 6106 for (i = 0; i < bp->irq_nvecs; i++) {
6107 irq = &bp->irq_tbl[i];
6108 if (irq->requested)
f0ea2e63 6109 free_irq(irq->vector, &bp->bnx2_napi[i]);
b4b36042 6110 irq->requested = 0;
6d866ffc 6111 }
a29ba9d2
MC		 6112}
6113
6114static void
6115bnx2_free_irq(struct bnx2 *bp)
6116{
6117
6118 __bnx2_free_irq(bp);
f86e82fb 6119 if (bp->flags & BNX2_FLAG_USING_MSI)
b4b36042 6120 pci_disable_msi(bp->pdev);
f86e82fb 6121 else if (bp->flags & BNX2_FLAG_USING_MSIX)
b4b36042
MC		 6122 pci_disable_msix(bp->pdev);
6123
f86e82fb 6124 bp->flags &= ~(BNX2_FLAG_USING_MSI_OR_MSIX | BNX2_FLAG_ONE_SHOT_MSI);
b4b36042
MC		 6125}
6126
6127static void
5e9ad9e1 6128bnx2_enable_msix(struct bnx2 *bp, int msix_vecs)
b4b36042 6129{
379b39a2 6130 int i, total_vecs, rc;
57851d84 6131 struct msix_entry msix_ent[BNX2_MAX_MSIX_VEC];
4e1d0de9
MC		 6132 struct net_device *dev = bp->dev;
6133 const int len = sizeof(bp->irq_tbl[0].name);
57851d84 6134
b4b36042
MC		 6135 bnx2_setup_msix_tbl(bp);
6136 REG_WR(bp, BNX2_PCI_MSIX_CONTROL, BNX2_MAX_MSIX_HW_VEC - 1);
6137 REG_WR(bp, BNX2_PCI_MSIX_TBL_OFF_BIR, BNX2_PCI_GRC_WINDOW2_BASE);
6138 REG_WR(bp, BNX2_PCI_MSIX_PBA_OFF_BIT, BNX2_PCI_GRC_WINDOW3_BASE);
57851d84 6139
e2eb8e38
BL		 6140 /* Need to flush the previous three writes to ensure MSI-X
6141 * is setup properly */
6142 REG_RD(bp, BNX2_PCI_MSIX_CONTROL);
6143
57851d84
MC		 6144 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) {
6145 msix_ent[i].entry = i;
6146 msix_ent[i].vector = 0;
6147 }
6148
379b39a2
MC		 6149 total_vecs = msix_vecs;
6150#ifdef BCM_CNIC
6151 total_vecs++;
6152#endif
6153 rc = -ENOSPC;
6154 while (total_vecs >= BNX2_MIN_MSIX_VEC) {
6155 rc = pci_enable_msix(bp->pdev, msix_ent, total_vecs);
6156 if (rc <= 0)
6157 break;
6158 if (rc > 0)
6159 total_vecs = rc;
6160 }
6161
57851d84
MC		 6162 if (rc != 0)
6163 return;
6164
379b39a2
MC		 6165 msix_vecs = total_vecs;
6166#ifdef BCM_CNIC
6167 msix_vecs--;
6168#endif
5e9ad9e1 6169 bp->irq_nvecs = msix_vecs;
f86e82fb 6170 bp->flags |= BNX2_FLAG_USING_MSIX | BNX2_FLAG_ONE_SHOT_MSI;
379b39a2 6171 for (i = 0; i < total_vecs; i++) {
57851d84 6172 bp->irq_tbl[i].vector = msix_ent[i].vector;
69010313
MC		 6173 snprintf(bp->irq_tbl[i].name, len, "%s-%d", dev->name, i);
6174 bp->irq_tbl[i].handler = bnx2_msi_1shot;
6175 }
6d866ffc
MC		 6176}
6177
657d92fe 6178static int
6d866ffc
MC		 6179bnx2_setup_int_mode(struct bnx2 *bp, int dis_msi)
6180{
5e9ad9e1 6181 int cpus = num_online_cpus();
706bf240 6182 int msix_vecs = min(cpus + 1, RX_MAX_RINGS);
5e9ad9e1 6183
6d866ffc
MC		 6184 bp->irq_tbl[0].handler = bnx2_interrupt;
6185 strcpy(bp->irq_tbl[0].name, bp->dev->name);
b4b36042
MC		 6186 bp->irq_nvecs = 1;
6187 bp->irq_tbl[0].vector = bp->pdev->irq;
6188
3d5f3a7b 6189 if ((bp->flags & BNX2_FLAG_MSIX_CAP) && !dis_msi)
5e9ad9e1 6190 bnx2_enable_msix(bp, msix_vecs);
6d866ffc 6191
f86e82fb
DM		 6192 if ((bp->flags & BNX2_FLAG_MSI_CAP) && !dis_msi &&
6193 !(bp->flags & BNX2_FLAG_USING_MSIX)) {
6d866ffc 6194 if (pci_enable_msi(bp->pdev) == 0) {
f86e82fb 6195 bp->flags |= BNX2_FLAG_USING_MSI;
6d866ffc 6196 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
f86e82fb 6197 bp->flags |= BNX2_FLAG_ONE_SHOT_MSI;
6d866ffc
MC		 6198 bp->irq_tbl[0].handler = bnx2_msi_1shot;
6199 } else
6200 bp->irq_tbl[0].handler = bnx2_msi;
b4b36042
MC		 6201
6202 bp->irq_tbl[0].vector = bp->pdev->irq;
6d866ffc
MC		 6203 }
6204 }
706bf240
BL		 6205
6206 bp->num_tx_rings = rounddown_pow_of_two(bp->irq_nvecs);
657d92fe 6207 netif_set_real_num_tx_queues(bp->dev, bp->num_tx_rings);
706bf240 6208
5e9ad9e1 6209 bp->num_rx_rings = bp->irq_nvecs;
657d92fe 6210 return netif_set_real_num_rx_queues(bp->dev, bp->num_rx_rings);
8e6a72c4
MC		 6211}
6212
b6016b76
MC		 6213/* Called with rtnl_lock */
6214static int
6215bnx2_open(struct net_device *dev)
6216{
972ec0d4 6217 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6218 int rc;
6219
1b2f922f
MC		 6220 netif_carrier_off(dev);
6221
829ca9a3 6222 bnx2_set_power_state(bp, PCI_D0);
b6016b76
MC		 6223 bnx2_disable_int(bp);
6224
657d92fe
BH		 6225 rc = bnx2_setup_int_mode(bp, disable_msi);
6226 if (rc)
6227 goto open_err;
4327ba43 6228 bnx2_init_napi(bp);
35e9010b 6229 bnx2_napi_enable(bp);
b6016b76 6230 rc = bnx2_alloc_mem(bp);
2739a8bb
MC		 6231 if (rc)
6232 goto open_err;
b6016b76 6233
8e6a72c4 6234 rc = bnx2_request_irq(bp);
2739a8bb
MC		 6235 if (rc)
6236 goto open_err;
b6016b76 6237
9a120bc5 6238 rc = bnx2_init_nic(bp, 1);
2739a8bb
MC		 6239 if (rc)
6240 goto open_err;
6aa20a22 6241
cd339a0e 6242 mod_timer(&bp->timer, jiffies + bp->current_interval);
b6016b76
MC		 6243
6244 atomic_set(&bp->intr_sem, 0);
6245
354fcd77
MC		 6246 memset(bp->temp_stats_blk, 0, sizeof(struct statistics_block));
6247
b6016b76
MC		 6248 bnx2_enable_int(bp);
6249
f86e82fb 6250 if (bp->flags & BNX2_FLAG_USING_MSI) {
b6016b76
MC		 6251 /* Test MSI to make sure it is working
6252 * If MSI test fails, go back to INTx mode
6253 */
6254 if (bnx2_test_intr(bp) != 0) {
3a9c6a49 6255 netdev_warn(bp->dev, "No interrupt was generated using MSI, switching to INTx mode. Please report this failure to the PCI maintainer and include system chipset information.\n");
b6016b76
MC		 6256
6257 bnx2_disable_int(bp);
8e6a72c4 6258 bnx2_free_irq(bp);
b6016b76 6259
6d866ffc
MC		 6260 bnx2_setup_int_mode(bp, 1);
6261
9a120bc5 6262 rc = bnx2_init_nic(bp, 0);
b6016b76 6263
8e6a72c4
MC		 6264 if (!rc)
6265 rc = bnx2_request_irq(bp);
6266
b6016b76 6267 if (rc) {
b6016b76 6268 del_timer_sync(&bp->timer);
2739a8bb 6269 goto open_err;
b6016b76
MC		 6270 }
6271 bnx2_enable_int(bp);
6272 }
6273 }
f86e82fb 6274 if (bp->flags & BNX2_FLAG_USING_MSI)
3a9c6a49 6275 netdev_info(dev, "using MSI\n");
f86e82fb 6276 else if (bp->flags & BNX2_FLAG_USING_MSIX)
3a9c6a49 6277 netdev_info(dev, "using MSIX\n");
b6016b76 6278
706bf240 6279 netif_tx_start_all_queues(dev);
b6016b76
MC		 6280
6281 return 0;
2739a8bb
MC		 6282
6283open_err:
6284 bnx2_napi_disable(bp);
6285 bnx2_free_skbs(bp);
6286 bnx2_free_irq(bp);
6287 bnx2_free_mem(bp);
f048fa9c 6288 bnx2_del_napi(bp);
2739a8bb 6289 return rc;
b6016b76
MC		 6290}
6291
6292static void
c4028958 6293bnx2_reset_task(struct work_struct *work)
b6016b76 6294{
c4028958 6295 struct bnx2 *bp = container_of(work, struct bnx2, reset_task);
b6016b76 6296
51bf6bb4
MC		 6297 rtnl_lock();
6298 if (!netif_running(bp->dev)) {
6299 rtnl_unlock();
afdc08b9 6300 return;
51bf6bb4 6301 }
afdc08b9 6302
212f9934 6303 bnx2_netif_stop(bp, true);
b6016b76 6304
9a120bc5 6305 bnx2_init_nic(bp, 1);
b6016b76
MC		 6306
6307 atomic_set(&bp->intr_sem, 1);
212f9934 6308 bnx2_netif_start(bp, true);
51bf6bb4 6309 rtnl_unlock();
b6016b76
MC		 6310}
6311
20175c57
MC		 6312static void
6313bnx2_dump_state(struct bnx2 *bp)
6314{
6315 struct net_device *dev = bp->dev;
5804a8fb
MC		 6316 u32 mcp_p0, mcp_p1, val1, val2;
6317
6318 pci_read_config_dword(bp->pdev, PCI_COMMAND, &val1);
6319 netdev_err(dev, "DEBUG: intr_sem[%x] PCI_CMD[%08x]\n",
6320 atomic_read(&bp->intr_sem), val1);
6321 pci_read_config_dword(bp->pdev, bp->pm_cap + PCI_PM_CTRL, &val1);
6322 pci_read_config_dword(bp->pdev, BNX2_PCICFG_MISC_CONFIG, &val2);
6323 netdev_err(dev, "DEBUG: PCI_PM[%08x] PCI_MISC_CFG[%08x]\n", val1, val2);
b98eba52 6324 netdev_err(dev, "DEBUG: EMAC_TX_STATUS[%08x] EMAC_RX_STATUS[%08x]\n",
3a9c6a49 6325 REG_RD(bp, BNX2_EMAC_TX_STATUS),
b98eba52
EW		 6326 REG_RD(bp, BNX2_EMAC_RX_STATUS));
6327 netdev_err(dev, "DEBUG: RPM_MGMT_PKT_CTRL[%08x]\n",
3a9c6a49 6328 REG_RD(bp, BNX2_RPM_MGMT_PKT_CTRL));
b98eba52
EW		 6329 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
6330 mcp_p0 = BNX2_MCP_STATE_P0;
6331 mcp_p1 = BNX2_MCP_STATE_P1;
6332 } else {
6333 mcp_p0 = BNX2_MCP_STATE_P0_5708;
6334 mcp_p1 = BNX2_MCP_STATE_P1_5708;
6335 }
3a9c6a49 6336 netdev_err(dev, "DEBUG: MCP_STATE_P0[%08x] MCP_STATE_P1[%08x]\n",
b98eba52 6337 bnx2_reg_rd_ind(bp, mcp_p0), bnx2_reg_rd_ind(bp, mcp_p1));
3a9c6a49
JP		 6338 netdev_err(dev, "DEBUG: HC_STATS_INTERRUPT_STATUS[%08x]\n",
6339 REG_RD(bp, BNX2_HC_STATS_INTERRUPT_STATUS));
20175c57 6340 if (bp->flags & BNX2_FLAG_USING_MSIX)
3a9c6a49
JP		 6341 netdev_err(dev, "DEBUG: PBA[%08x]\n",
6342 REG_RD(bp, BNX2_PCI_GRC_WINDOW3_BASE));
20175c57
MC		 6343}
6344
b6016b76
MC		 6345static void
6346bnx2_tx_timeout(struct net_device *dev)
6347{
972ec0d4 6348 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6349
20175c57
MC		 6350 bnx2_dump_state(bp);
6351
b6016b76
MC		 6352 /* This allows the netif to be shutdown gracefully before resetting */
6353 schedule_work(&bp->reset_task);
6354}
6355
932ff279 6356/* Called with netif_tx_lock.
2f8af120
MC		 6357 * bnx2_tx_int() runs without netif_tx_lock unless it needs to call
6358 * netif_wake_queue().
b6016b76 6359 */
61357325 6360static netdev_tx_t
b6016b76
MC		 6361bnx2_start_xmit(struct sk_buff *skb, struct net_device *dev)
6362{
972ec0d4 6363 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6364 dma_addr_t mapping;
6365 struct tx_bd *txbd;
3d16af86 6366 struct sw_tx_bd *tx_buf;
b6016b76
MC		 6367 u32 len, vlan_tag_flags, last_frag, mss;
6368 u16 prod, ring_prod;
6369 int i;
706bf240
BL		 6370 struct bnx2_napi *bnapi;
6371 struct bnx2_tx_ring_info *txr;
6372 struct netdev_queue *txq;
6373
6374 /* Determine which tx ring we will be placed on */
6375 i = skb_get_queue_mapping(skb);
6376 bnapi = &bp->bnx2_napi[i];
6377 txr = &bnapi->tx_ring;
6378 txq = netdev_get_tx_queue(dev, i);
b6016b76 6379
35e9010b 6380 if (unlikely(bnx2_tx_avail(bp, txr) <
a550c99b 6381 (skb_shinfo(skb)->nr_frags + 1))) {
706bf240 6382 netif_tx_stop_queue(txq);
3a9c6a49 6383 netdev_err(dev, "BUG! Tx ring full when queue awake!\n");
b6016b76
MC		 6384
6385 return NETDEV_TX_BUSY;
6386 }
6387 len = skb_headlen(skb);
35e9010b 6388 prod = txr->tx_prod;
b6016b76
MC		 6389 ring_prod = TX_RING_IDX(prod);
6390
6391 vlan_tag_flags = 0;
84fa7933 6392 if (skb->ip_summed == CHECKSUM_PARTIAL) {
b6016b76
MC		 6393 vlan_tag_flags |= TX_BD_FLAGS_TCP_UDP_CKSUM;
6394 }
6395
eab6d18d 6396 if (vlan_tx_tag_present(skb)) {
b6016b76
MC		 6397 vlan_tag_flags |=
6398 (TX_BD_FLAGS_VLAN_TAG | (vlan_tx_tag_get(skb) << 16));
6399 }
7d0fd211 6400
fde82055 6401 if ((mss = skb_shinfo(skb)->gso_size)) {
a1efb4b6 6402 u32 tcp_opt_len;
eddc9ec5 6403 struct iphdr *iph;
b6016b76 6404
b6016b76
MC		 6405 vlan_tag_flags |= TX_BD_FLAGS_SW_LSO;
6406
4666f87a
MC		 6407 tcp_opt_len = tcp_optlen(skb);
6408
6409 if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6) {
6410 u32 tcp_off = skb_transport_offset(skb) -
6411 sizeof(struct ipv6hdr) - ETH_HLEN;
ab6a5bb6 6412
4666f87a
MC		 6413 vlan_tag_flags |= ((tcp_opt_len >> 2) << 8) |
6414 TX_BD_FLAGS_SW_FLAGS;
6415 if (likely(tcp_off == 0))
6416 vlan_tag_flags &= ~TX_BD_FLAGS_TCP6_OFF0_MSK;
6417 else {
6418 tcp_off >>= 3;
6419 vlan_tag_flags |= ((tcp_off & 0x3) <<
6420 TX_BD_FLAGS_TCP6_OFF0_SHL) |
6421 ((tcp_off & 0x10) <<
6422 TX_BD_FLAGS_TCP6_OFF4_SHL);
6423 mss |= (tcp_off & 0xc) << TX_BD_TCP6_OFF2_SHL;
6424 }
6425 } else {
4666f87a 6426 iph = ip_hdr(skb);
4666f87a
MC		 6427 if (tcp_opt_len || (iph->ihl > 5)) {
6428 vlan_tag_flags |= ((iph->ihl - 5) +
6429 (tcp_opt_len >> 2)) << 8;
6430 }
b6016b76 6431 }
4666f87a 6432 } else
b6016b76 6433 mss = 0;
b6016b76 6434
36227e88
SG		 6435 mapping = dma_map_single(&bp->pdev->dev, skb->data, len, PCI_DMA_TODEVICE);
6436 if (dma_mapping_error(&bp->pdev->dev, mapping)) {
3d16af86
BL		 6437 dev_kfree_skb(skb);
6438 return NETDEV_TX_OK;
6439 }
6440
35e9010b 6441 tx_buf = &txr->tx_buf_ring[ring_prod];
b6016b76 6442 tx_buf->skb = skb;
1a4ccc2d 6443 dma_unmap_addr_set(tx_buf, mapping, mapping);
b6016b76 6444
35e9010b 6445 txbd = &txr->tx_desc_ring[ring_prod];
b6016b76
MC		 6446
6447 txbd->tx_bd_haddr_hi = (u64) mapping >> 32;
6448 txbd->tx_bd_haddr_lo = (u64) mapping & 0xffffffff;
6449 txbd->tx_bd_mss_nbytes = len | (mss << 16);
6450 txbd->tx_bd_vlan_tag_flags = vlan_tag_flags | TX_BD_FLAGS_START;
6451
6452 last_frag = skb_shinfo(skb)->nr_frags;
d62fda08
ED		 6453 tx_buf->nr_frags = last_frag;
6454 tx_buf->is_gso = skb_is_gso(skb);
b6016b76
MC		 6455
6456 for (i = 0; i < last_frag; i++) {
6457 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
6458
6459 prod = NEXT_TX_BD(prod);
6460 ring_prod = TX_RING_IDX(prod);
35e9010b 6461 txbd = &txr->tx_desc_ring[ring_prod];
b6016b76
MC		 6462
6463 len = frag->size;
36227e88
SG		 6464 mapping = dma_map_page(&bp->pdev->dev, frag->page, frag->page_offset,
6465 len, PCI_DMA_TODEVICE);
6466 if (dma_mapping_error(&bp->pdev->dev, mapping))
e95524a7 6467 goto dma_error;
1a4ccc2d 6468 dma_unmap_addr_set(&txr->tx_buf_ring[ring_prod], mapping,
e95524a7 6469 mapping);
b6016b76
MC		 6470
6471 txbd->tx_bd_haddr_hi = (u64) mapping >> 32;
6472 txbd->tx_bd_haddr_lo = (u64) mapping & 0xffffffff;
6473 txbd->tx_bd_mss_nbytes = len | (mss << 16);
6474 txbd->tx_bd_vlan_tag_flags = vlan_tag_flags;
6475
6476 }
6477 txbd->tx_bd_vlan_tag_flags |= TX_BD_FLAGS_END;
6478
6479 prod = NEXT_TX_BD(prod);
35e9010b 6480 txr->tx_prod_bseq += skb->len;
b6016b76 6481
35e9010b
MC		 6482 REG_WR16(bp, txr->tx_bidx_addr, prod);
6483 REG_WR(bp, txr->tx_bseq_addr, txr->tx_prod_bseq);
b6016b76
MC		 6484
6485 mmiowb();
6486
35e9010b 6487 txr->tx_prod = prod;
b6016b76 6488
35e9010b 6489 if (unlikely(bnx2_tx_avail(bp, txr) <= MAX_SKB_FRAGS)) {
706bf240 6490 netif_tx_stop_queue(txq);
11848b96
MC		 6491
6492 /* netif_tx_stop_queue() must be done before checking
6493 * tx index in bnx2_tx_avail() below, because in
6494 * bnx2_tx_int(), we update tx index before checking for
6495 * netif_tx_queue_stopped().
6496 */
6497 smp_mb();
35e9010b 6498 if (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh)
706bf240 6499 netif_tx_wake_queue(txq);
b6016b76
MC		 6500 }
6501
e95524a7
AD		 6502 return NETDEV_TX_OK;
6503dma_error:
6504 /* save value of frag that failed */
6505 last_frag = i;
6506
6507 /* start back at beginning and unmap skb */
6508 prod = txr->tx_prod;
6509 ring_prod = TX_RING_IDX(prod);
6510 tx_buf = &txr->tx_buf_ring[ring_prod];
6511 tx_buf->skb = NULL;
36227e88 6512 dma_unmap_single(&bp->pdev->dev, dma_unmap_addr(tx_buf, mapping),
e95524a7
AD		 6513 skb_headlen(skb), PCI_DMA_TODEVICE);
6514
6515 /* unmap remaining mapped pages */
6516 for (i = 0; i < last_frag; i++) {
6517 prod = NEXT_TX_BD(prod);
6518 ring_prod = TX_RING_IDX(prod);
6519 tx_buf = &txr->tx_buf_ring[ring_prod];
36227e88 6520 dma_unmap_page(&bp->pdev->dev, dma_unmap_addr(tx_buf, mapping),
e95524a7
AD		 6521 skb_shinfo(skb)->frags[i].size,
6522 PCI_DMA_TODEVICE);
6523 }
6524
6525 dev_kfree_skb(skb);
b6016b76
MC		 6526 return NETDEV_TX_OK;
6527}
6528
6529/* Called with rtnl_lock */
6530static int
6531bnx2_close(struct net_device *dev)
6532{
972ec0d4 6533 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6534
4bb073c0 6535 cancel_work_sync(&bp->reset_task);
afdc08b9 6536
bea3348e 6537 bnx2_disable_int_sync(bp);
35efa7c1 6538 bnx2_napi_disable(bp);
b6016b76 6539 del_timer_sync(&bp->timer);
74bf4ba3 6540 bnx2_shutdown_chip(bp);
8e6a72c4 6541 bnx2_free_irq(bp);
b6016b76
MC		 6542 bnx2_free_skbs(bp);
6543 bnx2_free_mem(bp);
f048fa9c 6544 bnx2_del_napi(bp);
b6016b76
MC		 6545 bp->link_up = 0;
6546 netif_carrier_off(bp->dev);
829ca9a3 6547 bnx2_set_power_state(bp, PCI_D3hot);
b6016b76
MC		 6548 return 0;
6549}
6550
354fcd77
MC		 6551static void
6552bnx2_save_stats(struct bnx2 *bp)
6553{
6554 u32 *hw_stats = (u32 *) bp->stats_blk;
6555 u32 *temp_stats = (u32 *) bp->temp_stats_blk;
6556 int i;
6557
6558 /* The 1st 10 counters are 64-bit counters */
6559 for (i = 0; i < 20; i += 2) {
6560 u32 hi;
6561 u64 lo;
6562
c9885fe5
PR		 6563 hi = temp_stats[i] + hw_stats[i];
6564 lo = (u64) temp_stats[i + 1] + (u64) hw_stats[i + 1];
354fcd77
MC		 6565 if (lo > 0xffffffff)
6566 hi++;
c9885fe5
PR		 6567 temp_stats[i] = hi;
6568 temp_stats[i + 1] = lo & 0xffffffff;
354fcd77
MC		 6569 }
6570
6571 for ( ; i < sizeof(struct statistics_block) / 4; i++)
c9885fe5 6572 temp_stats[i] += hw_stats[i];
354fcd77
MC		 6573}
6574
5d07bf26
ED		 6575#define GET_64BIT_NET_STATS64(ctr) \
6576 (((u64) (ctr##_hi) << 32) + (u64) (ctr##_lo))
b6016b76 6577
a4743058 6578#define GET_64BIT_NET_STATS(ctr) \
354fcd77
MC		 6579 GET_64BIT_NET_STATS64(bp->stats_blk->ctr) + \
6580 GET_64BIT_NET_STATS64(bp->temp_stats_blk->ctr)
b6016b76 6581
a4743058 6582#define GET_32BIT_NET_STATS(ctr) \
354fcd77
MC		 6583 (unsigned long) (bp->stats_blk->ctr + \
6584 bp->temp_stats_blk->ctr)
a4743058 6585
5d07bf26
ED		 6586static struct rtnl_link_stats64 *
6587bnx2_get_stats64(struct net_device *dev, struct rtnl_link_stats64 *net_stats)
b6016b76 6588{
972ec0d4 6589 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6590
5d07bf26 6591 if (bp->stats_blk == NULL)
b6016b76 6592 return net_stats;
5d07bf26 6593
b6016b76 6594 net_stats->rx_packets =
a4743058
MC		 6595 GET_64BIT_NET_STATS(stat_IfHCInUcastPkts) +
6596 GET_64BIT_NET_STATS(stat_IfHCInMulticastPkts) +
6597 GET_64BIT_NET_STATS(stat_IfHCInBroadcastPkts);
b6016b76
MC		 6598
6599 net_stats->tx_packets =
a4743058
MC		 6600 GET_64BIT_NET_STATS(stat_IfHCOutUcastPkts) +
6601 GET_64BIT_NET_STATS(stat_IfHCOutMulticastPkts) +
6602 GET_64BIT_NET_STATS(stat_IfHCOutBroadcastPkts);
b6016b76
MC		 6603
6604 net_stats->rx_bytes =
a4743058 6605 GET_64BIT_NET_STATS(stat_IfHCInOctets);
b6016b76
MC		 6606
6607 net_stats->tx_bytes =
a4743058 6608 GET_64BIT_NET_STATS(stat_IfHCOutOctets);
b6016b76 6609
6aa20a22 6610 net_stats->multicast =
6fdae995 6611 GET_64BIT_NET_STATS(stat_IfHCInMulticastPkts);
b6016b76 6612
6aa20a22 6613 net_stats->collisions =
a4743058 6614 GET_32BIT_NET_STATS(stat_EtherStatsCollisions);
b6016b76 6615
6aa20a22 6616 net_stats->rx_length_errors =
a4743058
MC		 6617 GET_32BIT_NET_STATS(stat_EtherStatsUndersizePkts) +
6618 GET_32BIT_NET_STATS(stat_EtherStatsOverrsizePkts);
b6016b76 6619
6aa20a22 6620 net_stats->rx_over_errors =
a4743058
MC		 6621 GET_32BIT_NET_STATS(stat_IfInFTQDiscards) +
6622 GET_32BIT_NET_STATS(stat_IfInMBUFDiscards);
b6016b76 6623
6aa20a22 6624 net_stats->rx_frame_errors =
a4743058 6625 GET_32BIT_NET_STATS(stat_Dot3StatsAlignmentErrors);
b6016b76 6626
6aa20a22 6627 net_stats->rx_crc_errors =
a4743058 6628 GET_32BIT_NET_STATS(stat_Dot3StatsFCSErrors);
b6016b76
MC		 6629
6630 net_stats->rx_errors = net_stats->rx_length_errors +
6631 net_stats->rx_over_errors + net_stats->rx_frame_errors +
6632 net_stats->rx_crc_errors;
6633
6634 net_stats->tx_aborted_errors =
a4743058
MC		 6635 GET_32BIT_NET_STATS(stat_Dot3StatsExcessiveCollisions) +
6636 GET_32BIT_NET_STATS(stat_Dot3StatsLateCollisions);
b6016b76 6637
5b0c76ad
MC		 6638 if ((CHIP_NUM(bp) == CHIP_NUM_5706) ||
6639 (CHIP_ID(bp) == CHIP_ID_5708_A0))
b6016b76
MC		 6640 net_stats->tx_carrier_errors = 0;
6641 else {
6642 net_stats->tx_carrier_errors =
a4743058 6643 GET_32BIT_NET_STATS(stat_Dot3StatsCarrierSenseErrors);
b6016b76
MC		 6644 }
6645
6646 net_stats->tx_errors =
a4743058 6647 GET_32BIT_NET_STATS(stat_emac_tx_stat_dot3statsinternalmactransmiterrors) +
b6016b76
MC		 6648 net_stats->tx_aborted_errors +
6649 net_stats->tx_carrier_errors;
6650
cea94db9 6651 net_stats->rx_missed_errors =
a4743058
MC		 6652 GET_32BIT_NET_STATS(stat_IfInFTQDiscards) +
6653 GET_32BIT_NET_STATS(stat_IfInMBUFDiscards) +
6654 GET_32BIT_NET_STATS(stat_FwRxDrop);
cea94db9 6655
b6016b76
MC		 6656 return net_stats;
6657}
6658
6659/* All ethtool functions called with rtnl_lock */
6660
6661static int
6662bnx2_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
6663{
972ec0d4 6664 struct bnx2 *bp = netdev_priv(dev);
7b6b8347 6665 int support_serdes = 0, support_copper = 0;
b6016b76
MC		 6666
6667 cmd->supported = SUPPORTED_Autoneg;
583c28e5 6668 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
7b6b8347
MC		 6669 support_serdes = 1;
6670 support_copper = 1;
6671 } else if (bp->phy_port == PORT_FIBRE)
6672 support_serdes = 1;
6673 else
6674 support_copper = 1;
6675
6676 if (support_serdes) {
b6016b76
MC		 6677 cmd->supported |= SUPPORTED_1000baseT_Full |
6678 SUPPORTED_FIBRE;
583c28e5 6679 if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)
605a9e20 6680 cmd->supported |= SUPPORTED_2500baseX_Full;
b6016b76 6681
b6016b76 6682 }
7b6b8347 6683 if (support_copper) {
b6016b76
MC		 6684 cmd->supported |= SUPPORTED_10baseT_Half |
6685 SUPPORTED_10baseT_Full |
6686 SUPPORTED_100baseT_Half |
6687 SUPPORTED_100baseT_Full |
6688 SUPPORTED_1000baseT_Full |
6689 SUPPORTED_TP;
6690
b6016b76
MC		 6691 }
6692
7b6b8347
MC		 6693 spin_lock_bh(&bp->phy_lock);
6694 cmd->port = bp->phy_port;
b6016b76
MC		 6695 cmd->advertising = bp->advertising;
6696
6697 if (bp->autoneg & AUTONEG_SPEED) {
6698 cmd->autoneg = AUTONEG_ENABLE;
6699 }
6700 else {
6701 cmd->autoneg = AUTONEG_DISABLE;
6702 }
6703
6704 if (netif_carrier_ok(dev)) {
6705 cmd->speed = bp->line_speed;
6706 cmd->duplex = bp->duplex;
6707 }
6708 else {
6709 cmd->speed = -1;
6710 cmd->duplex = -1;
6711 }
7b6b8347 6712 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 6713
6714 cmd->transceiver = XCVR_INTERNAL;
6715 cmd->phy_address = bp->phy_addr;
6716
6717 return 0;
6718}
6aa20a22 6719
b6016b76
MC		 6720static int
6721bnx2_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
6722{
972ec0d4 6723 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6724 u8 autoneg = bp->autoneg;
6725 u8 req_duplex = bp->req_duplex;
6726 u16 req_line_speed = bp->req_line_speed;
6727 u32 advertising = bp->advertising;
7b6b8347
MC		 6728 int err = -EINVAL;
6729
6730 spin_lock_bh(&bp->phy_lock);
6731
6732 if (cmd->port != PORT_TP && cmd->port != PORT_FIBRE)
6733 goto err_out_unlock;
6734
583c28e5
MC		 6735 if (cmd->port != bp->phy_port &&
6736 !(bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP))
7b6b8347 6737 goto err_out_unlock;
b6016b76 6738
d6b14486
MC		 6739 /* If device is down, we can store the settings only if the user
6740 * is setting the currently active port.
6741 */
6742 if (!netif_running(dev) && cmd->port != bp->phy_port)
6743 goto err_out_unlock;
6744
b6016b76
MC		 6745 if (cmd->autoneg == AUTONEG_ENABLE) {
6746 autoneg |= AUTONEG_SPEED;
6747
beb499af
MC		 6748 advertising = cmd->advertising;
6749 if (cmd->port == PORT_TP) {
6750 advertising &= ETHTOOL_ALL_COPPER_SPEED;
6751 if (!advertising)
b6016b76 6752 advertising = ETHTOOL_ALL_COPPER_SPEED;
beb499af
MC		 6753 } else {
6754 advertising &= ETHTOOL_ALL_FIBRE_SPEED;
6755 if (!advertising)
6756 advertising = ETHTOOL_ALL_FIBRE_SPEED;
b6016b76
MC		 6757 }
6758 advertising |= ADVERTISED_Autoneg;
6759 }
6760 else {
7b6b8347 6761 if (cmd->port == PORT_FIBRE) {
80be4434
MC		 6762 if ((cmd->speed != SPEED_1000 &&
6763 cmd->speed != SPEED_2500) ||
6764 (cmd->duplex != DUPLEX_FULL))
7b6b8347 6765 goto err_out_unlock;
80be4434
MC		 6766
6767 if (cmd->speed == SPEED_2500 &&
583c28e5 6768 !(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
7b6b8347 6769 goto err_out_unlock;
b6016b76 6770 }
7b6b8347
MC		 6771 else if (cmd->speed == SPEED_1000 || cmd->speed == SPEED_2500)
6772 goto err_out_unlock;
6773
b6016b76
MC		 6774 autoneg &= ~AUTONEG_SPEED;
6775 req_line_speed = cmd->speed;
6776 req_duplex = cmd->duplex;
6777 advertising = 0;
6778 }
6779
6780 bp->autoneg = autoneg;
6781 bp->advertising = advertising;
6782 bp->req_line_speed = req_line_speed;
6783 bp->req_duplex = req_duplex;
6784
d6b14486
MC		 6785 err = 0;
6786 /* If device is down, the new settings will be picked up when it is
6787 * brought up.
6788 */
6789 if (netif_running(dev))
6790 err = bnx2_setup_phy(bp, cmd->port);
b6016b76 6791
7b6b8347 6792err_out_unlock:
c770a65c 6793 spin_unlock_bh(&bp->phy_lock);
b6016b76 6794
7b6b8347 6795 return err;
b6016b76
MC		 6796}
6797
6798static void
6799bnx2_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
6800{
972ec0d4 6801 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6802
6803 strcpy(info->driver, DRV_MODULE_NAME);
6804 strcpy(info->version, DRV_MODULE_VERSION);
6805 strcpy(info->bus_info, pci_name(bp->pdev));
58fc2ea4 6806 strcpy(info->fw_version, bp->fw_version);
b6016b76
MC		 6807}
6808
244ac4f4
MC		 6809#define BNX2_REGDUMP_LEN (32 * 1024)
6810
6811static int
6812bnx2_get_regs_len(struct net_device *dev)
6813{
6814 return BNX2_REGDUMP_LEN;
6815}
6816
6817static void
6818bnx2_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *_p)
6819{
6820 u32 *p = _p, i, offset;
6821 u8 *orig_p = _p;
6822 struct bnx2 *bp = netdev_priv(dev);
b6bc7650
JP		 6823 static const u32 reg_boundaries[] = {
6824 0x0000, 0x0098, 0x0400, 0x045c,
6825 0x0800, 0x0880, 0x0c00, 0x0c10,
6826 0x0c30, 0x0d08, 0x1000, 0x101c,
6827 0x1040, 0x1048, 0x1080, 0x10a4,
6828 0x1400, 0x1490, 0x1498, 0x14f0,
6829 0x1500, 0x155c, 0x1580, 0x15dc,
6830 0x1600, 0x1658, 0x1680, 0x16d8,
6831 0x1800, 0x1820, 0x1840, 0x1854,
6832 0x1880, 0x1894, 0x1900, 0x1984,
6833 0x1c00, 0x1c0c, 0x1c40, 0x1c54,
6834 0x1c80, 0x1c94, 0x1d00, 0x1d84,
6835 0x2000, 0x2030, 0x23c0, 0x2400,
6836 0x2800, 0x2820, 0x2830, 0x2850,
6837 0x2b40, 0x2c10, 0x2fc0, 0x3058,
6838 0x3c00, 0x3c94, 0x4000, 0x4010,
6839 0x4080, 0x4090, 0x43c0, 0x4458,
6840 0x4c00, 0x4c18, 0x4c40, 0x4c54,
6841 0x4fc0, 0x5010, 0x53c0, 0x5444,
6842 0x5c00, 0x5c18, 0x5c80, 0x5c90,
6843 0x5fc0, 0x6000, 0x6400, 0x6428,
6844 0x6800, 0x6848, 0x684c, 0x6860,
6845 0x6888, 0x6910, 0x8000
6846 };
244ac4f4
MC		 6847
6848 regs->version = 0;
6849
6850 memset(p, 0, BNX2_REGDUMP_LEN);
6851
6852 if (!netif_running(bp->dev))
6853 return;
6854
6855 i = 0;
6856 offset = reg_boundaries[0];
6857 p += offset;
6858 while (offset < BNX2_REGDUMP_LEN) {
6859 *p++ = REG_RD(bp, offset);
6860 offset += 4;
6861 if (offset == reg_boundaries[i + 1]) {
6862 offset = reg_boundaries[i + 2];
6863 p = (u32 *) (orig_p + offset);
6864 i += 2;
6865 }
6866 }
6867}
6868
b6016b76
MC		 6869static void
6870bnx2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
6871{
972ec0d4 6872 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6873
f86e82fb 6874 if (bp->flags & BNX2_FLAG_NO_WOL) {
b6016b76
MC		 6875 wol->supported = 0;
6876 wol->wolopts = 0;
6877 }
6878 else {
6879 wol->supported = WAKE_MAGIC;
6880 if (bp->wol)
6881 wol->wolopts = WAKE_MAGIC;
6882 else
6883 wol->wolopts = 0;
6884 }
6885 memset(&wol->sopass, 0, sizeof(wol->sopass));
6886}
6887
6888static int
6889bnx2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
6890{
972ec0d4 6891 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6892
6893 if (wol->wolopts & ~WAKE_MAGIC)
6894 return -EINVAL;
6895
6896 if (wol->wolopts & WAKE_MAGIC) {
f86e82fb 6897 if (bp->flags & BNX2_FLAG_NO_WOL)
b6016b76
MC		 6898 return -EINVAL;
6899
6900 bp->wol = 1;
6901 }
6902 else {
6903 bp->wol = 0;
6904 }
6905 return 0;
6906}
6907
6908static int
6909bnx2_nway_reset(struct net_device *dev)
6910{
972ec0d4 6911 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6912 u32 bmcr;
6913
9f52b564
MC		 6914 if (!netif_running(dev))
6915 return -EAGAIN;
6916
b6016b76
MC		 6917 if (!(bp->autoneg & AUTONEG_SPEED)) {
6918 return -EINVAL;
6919 }
6920
c770a65c 6921 spin_lock_bh(&bp->phy_lock);
b6016b76 6922
583c28e5 6923 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
7b6b8347
MC		 6924 int rc;
6925
6926 rc = bnx2_setup_remote_phy(bp, bp->phy_port);
6927 spin_unlock_bh(&bp->phy_lock);
6928 return rc;
6929 }
6930
b6016b76 6931 /* Force a link down visible on the other side */
583c28e5 6932 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
ca58c3af 6933 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK);
c770a65c 6934 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 6935
6936 msleep(20);
6937
c770a65c 6938 spin_lock_bh(&bp->phy_lock);
f8dd064e 6939
40105c0b 6940 bp->current_interval = BNX2_SERDES_AN_TIMEOUT;
f8dd064e
MC		 6941 bp->serdes_an_pending = 1;
6942 mod_timer(&bp->timer, jiffies + bp->current_interval);
b6016b76
MC		 6943 }
6944
ca58c3af 6945 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76 6946 bmcr &= ~BMCR_LOOPBACK;
ca58c3af 6947 bnx2_write_phy(bp, bp->mii_bmcr, bmcr | BMCR_ANRESTART | BMCR_ANENABLE);
b6016b76 6948
c770a65c 6949 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 6950
6951 return 0;
6952}
6953
7959ea25
ON		 6954static u32
6955bnx2_get_link(struct net_device *dev)
6956{
6957 struct bnx2 *bp = netdev_priv(dev);
6958
6959 return bp->link_up;
6960}
6961
b6016b76
MC		 6962static int
6963bnx2_get_eeprom_len(struct net_device *dev)
6964{
972ec0d4 6965 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6966
1122db71 6967 if (bp->flash_info == NULL)
b6016b76
MC		 6968 return 0;
6969
1122db71 6970 return (int) bp->flash_size;
b6016b76
MC		 6971}
6972
6973static int
6974bnx2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
6975 u8 *eebuf)
6976{
972ec0d4 6977 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6978 int rc;
6979
9f52b564
MC		 6980 if (!netif_running(dev))
6981 return -EAGAIN;
6982
1064e944 6983 /* parameters already validated in ethtool_get_eeprom */
b6016b76
MC		 6984
6985 rc = bnx2_nvram_read(bp, eeprom->offset, eebuf, eeprom->len);
6986
6987 return rc;
6988}
6989
6990static int
6991bnx2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
6992 u8 *eebuf)
6993{
972ec0d4 6994 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6995 int rc;
6996
9f52b564
MC		 6997 if (!netif_running(dev))
6998 return -EAGAIN;
6999
1064e944 7000 /* parameters already validated in ethtool_set_eeprom */
b6016b76
MC		 7001
7002 rc = bnx2_nvram_write(bp, eeprom->offset, eebuf, eeprom->len);
7003
7004 return rc;
7005}
7006
7007static int
7008bnx2_get_coalesce(struct net_device *dev, struct ethtool_coalesce *coal)
7009{
972ec0d4 7010 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7011
7012 memset(coal, 0, sizeof(struct ethtool_coalesce));
7013
7014 coal->rx_coalesce_usecs = bp->rx_ticks;
7015 coal->rx_max_coalesced_frames = bp->rx_quick_cons_trip;
7016 coal->rx_coalesce_usecs_irq = bp->rx_ticks_int;
7017 coal->rx_max_coalesced_frames_irq = bp->rx_quick_cons_trip_int;
7018
7019 coal->tx_coalesce_usecs = bp->tx_ticks;
7020 coal->tx_max_coalesced_frames = bp->tx_quick_cons_trip;
7021 coal->tx_coalesce_usecs_irq = bp->tx_ticks_int;
7022 coal->tx_max_coalesced_frames_irq = bp->tx_quick_cons_trip_int;
7023
7024 coal->stats_block_coalesce_usecs = bp->stats_ticks;
7025
7026 return 0;
7027}
7028
7029static int
7030bnx2_set_coalesce(struct net_device *dev, struct ethtool_coalesce *coal)
7031{
972ec0d4 7032 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7033
7034 bp->rx_ticks = (u16) coal->rx_coalesce_usecs;
7035 if (bp->rx_ticks > 0x3ff) bp->rx_ticks = 0x3ff;
7036
6aa20a22 7037 bp->rx_quick_cons_trip = (u16) coal->rx_max_coalesced_frames;
b6016b76
MC		 7038 if (bp->rx_quick_cons_trip > 0xff) bp->rx_quick_cons_trip = 0xff;
7039
7040 bp->rx_ticks_int = (u16) coal->rx_coalesce_usecs_irq;
7041 if (bp->rx_ticks_int > 0x3ff) bp->rx_ticks_int = 0x3ff;
7042
7043 bp->rx_quick_cons_trip_int = (u16) coal->rx_max_coalesced_frames_irq;
7044 if (bp->rx_quick_cons_trip_int > 0xff)
7045 bp->rx_quick_cons_trip_int = 0xff;
7046
7047 bp->tx_ticks = (u16) coal->tx_coalesce_usecs;
7048 if (bp->tx_ticks > 0x3ff) bp->tx_ticks = 0x3ff;
7049
7050 bp->tx_quick_cons_trip = (u16) coal->tx_max_coalesced_frames;
7051 if (bp->tx_quick_cons_trip > 0xff) bp->tx_quick_cons_trip = 0xff;
7052
7053 bp->tx_ticks_int = (u16) coal->tx_coalesce_usecs_irq;
7054 if (bp->tx_ticks_int > 0x3ff) bp->tx_ticks_int = 0x3ff;
7055
7056 bp->tx_quick_cons_trip_int = (u16) coal->tx_max_coalesced_frames_irq;
7057 if (bp->tx_quick_cons_trip_int > 0xff) bp->tx_quick_cons_trip_int =
7058 0xff;
7059
7060 bp->stats_ticks = coal->stats_block_coalesce_usecs;
61d9e3fa 7061 if (bp->flags & BNX2_FLAG_BROKEN_STATS) {
02537b06
MC		 7062 if (bp->stats_ticks != 0 && bp->stats_ticks != USEC_PER_SEC)
7063 bp->stats_ticks = USEC_PER_SEC;
7064 }
7ea6920e
MC		 7065 if (bp->stats_ticks > BNX2_HC_STATS_TICKS_HC_STAT_TICKS)
7066 bp->stats_ticks = BNX2_HC_STATS_TICKS_HC_STAT_TICKS;
7067 bp->stats_ticks &= BNX2_HC_STATS_TICKS_HC_STAT_TICKS;
b6016b76
MC		 7068
7069 if (netif_running(bp->dev)) {
212f9934 7070 bnx2_netif_stop(bp, true);
9a120bc5 7071 bnx2_init_nic(bp, 0);
212f9934 7072 bnx2_netif_start(bp, true);
b6016b76
MC		 7073 }
7074
7075 return 0;
7076}
7077
7078static void
7079bnx2_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
7080{
972ec0d4 7081 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7082
13daffa2 7083 ering->rx_max_pending = MAX_TOTAL_RX_DESC_CNT;
b6016b76 7084 ering->rx_mini_max_pending = 0;
47bf4246 7085 ering->rx_jumbo_max_pending = MAX_TOTAL_RX_PG_DESC_CNT;
b6016b76
MC		 7086
7087 ering->rx_pending = bp->rx_ring_size;
7088 ering->rx_mini_pending = 0;
47bf4246 7089 ering->rx_jumbo_pending = bp->rx_pg_ring_size;
b6016b76
MC		 7090
7091 ering->tx_max_pending = MAX_TX_DESC_CNT;
7092 ering->tx_pending = bp->tx_ring_size;
7093}
7094
7095static int
5d5d0015 7096bnx2_change_ring_size(struct bnx2 *bp, u32 rx, u32 tx)
b6016b76 7097{
13daffa2 7098 if (netif_running(bp->dev)) {
354fcd77
MC		 7099 /* Reset will erase chipset stats; save them */
7100 bnx2_save_stats(bp);
7101
212f9934 7102 bnx2_netif_stop(bp, true);
13daffa2 7103 bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_RESET);
a29ba9d2 7104 __bnx2_free_irq(bp);
13daffa2
MC		 7105 bnx2_free_skbs(bp);
7106 bnx2_free_mem(bp);
7107 }
7108
5d5d0015
MC		 7109 bnx2_set_rx_ring_size(bp, rx);
7110 bp->tx_ring_size = tx;
b6016b76
MC		 7111
7112 if (netif_running(bp->dev)) {
13daffa2
MC		 7113 int rc;
7114
7115 rc = bnx2_alloc_mem(bp);
a29ba9d2
MC		 7116 if (!rc)
7117 rc = bnx2_request_irq(bp);
7118
6fefb65e
MC		 7119 if (!rc)
7120 rc = bnx2_init_nic(bp, 0);
7121
7122 if (rc) {
7123 bnx2_napi_enable(bp);
7124 dev_close(bp->dev);
13daffa2 7125 return rc;
6fefb65e 7126 }
e9f26c49
MC		 7127#ifdef BCM_CNIC
7128 mutex_lock(&bp->cnic_lock);
7129 /* Let cnic know about the new status block. */
7130 if (bp->cnic_eth_dev.drv_state & CNIC_DRV_STATE_REGD)
7131 bnx2_setup_cnic_irq_info(bp);
7132 mutex_unlock(&bp->cnic_lock);
7133#endif
212f9934 7134 bnx2_netif_start(bp, true);
b6016b76 7135 }
b6016b76
MC		 7136 return 0;
7137}
7138
5d5d0015
MC		 7139static int
7140bnx2_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
7141{
7142 struct bnx2 *bp = netdev_priv(dev);
7143 int rc;
7144
7145 if ((ering->rx_pending > MAX_TOTAL_RX_DESC_CNT) ||
7146 (ering->tx_pending > MAX_TX_DESC_CNT) ||
7147 (ering->tx_pending <= MAX_SKB_FRAGS)) {
7148
7149 return -EINVAL;
7150 }
7151 rc = bnx2_change_ring_size(bp, ering->rx_pending, ering->tx_pending);
7152 return rc;
7153}
7154
b6016b76
MC		 7155static void
7156bnx2_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
7157{
972ec0d4 7158 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7159
7160 epause->autoneg = ((bp->autoneg & AUTONEG_FLOW_CTRL) != 0);
7161 epause->rx_pause = ((bp->flow_ctrl & FLOW_CTRL_RX) != 0);
7162 epause->tx_pause = ((bp->flow_ctrl & FLOW_CTRL_TX) != 0);
7163}
7164
7165static int
7166bnx2_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
7167{
972ec0d4 7168 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7169
7170 bp->req_flow_ctrl = 0;
7171 if (epause->rx_pause)
7172 bp->req_flow_ctrl |= FLOW_CTRL_RX;
7173 if (epause->tx_pause)
7174 bp->req_flow_ctrl |= FLOW_CTRL_TX;
7175
7176 if (epause->autoneg) {
7177 bp->autoneg |= AUTONEG_FLOW_CTRL;
7178 }
7179 else {
7180 bp->autoneg &= ~AUTONEG_FLOW_CTRL;
7181 }
7182
9f52b564
MC		 7183 if (netif_running(dev)) {
7184 spin_lock_bh(&bp->phy_lock);
7185 bnx2_setup_phy(bp, bp->phy_port);
7186 spin_unlock_bh(&bp->phy_lock);
7187 }
b6016b76
MC		 7188
7189 return 0;
7190}
7191
7192static u32
7193bnx2_get_rx_csum(struct net_device *dev)
7194{
972ec0d4 7195 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7196
7197 return bp->rx_csum;
7198}
7199
7200static int
7201bnx2_set_rx_csum(struct net_device *dev, u32 data)
7202{
972ec0d4 7203 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7204
7205 bp->rx_csum = data;
7206 return 0;
7207}
7208
b11d6213
MC		 7209static int
7210bnx2_set_tso(struct net_device *dev, u32 data)
7211{
4666f87a
MC		 7212 struct bnx2 *bp = netdev_priv(dev);
7213
7214 if (data) {
b11d6213 7215 dev->features |= NETIF_F_TSO | NETIF_F_TSO_ECN;
4666f87a
MC		 7216 if (CHIP_NUM(bp) == CHIP_NUM_5709)
7217 dev->features |= NETIF_F_TSO6;
7218 } else
7219 dev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6 |
7220 NETIF_F_TSO_ECN);
b11d6213
MC		 7221 return 0;
7222}
7223
14ab9b86 7224static struct {
b6016b76 7225 char string[ETH_GSTRING_LEN];
790dab2f 7226} bnx2_stats_str_arr[] = {
b6016b76
MC		 7227 { "rx_bytes" },
7228 { "rx_error_bytes" },
7229 { "tx_bytes" },
7230 { "tx_error_bytes" },
7231 { "rx_ucast_packets" },
7232 { "rx_mcast_packets" },
7233 { "rx_bcast_packets" },
7234 { "tx_ucast_packets" },
7235 { "tx_mcast_packets" },
7236 { "tx_bcast_packets" },
7237 { "tx_mac_errors" },
7238 { "tx_carrier_errors" },
7239 { "rx_crc_errors" },
7240 { "rx_align_errors" },
7241 { "tx_single_collisions" },
7242 { "tx_multi_collisions" },
7243 { "tx_deferred" },
7244 { "tx_excess_collisions" },
7245 { "tx_late_collisions" },
7246 { "tx_total_collisions" },
7247 { "rx_fragments" },
7248 { "rx_jabbers" },
7249 { "rx_undersize_packets" },
7250 { "rx_oversize_packets" },
7251 { "rx_64_byte_packets" },
7252 { "rx_65_to_127_byte_packets" },
7253 { "rx_128_to_255_byte_packets" },
7254 { "rx_256_to_511_byte_packets" },
7255 { "rx_512_to_1023_byte_packets" },
7256 { "rx_1024_to_1522_byte_packets" },
7257 { "rx_1523_to_9022_byte_packets" },
7258 { "tx_64_byte_packets" },
7259 { "tx_65_to_127_byte_packets" },
7260 { "tx_128_to_255_byte_packets" },
7261 { "tx_256_to_511_byte_packets" },
7262 { "tx_512_to_1023_byte_packets" },
7263 { "tx_1024_to_1522_byte_packets" },
7264 { "tx_1523_to_9022_byte_packets" },
7265 { "rx_xon_frames" },
7266 { "rx_xoff_frames" },
7267 { "tx_xon_frames" },
7268 { "tx_xoff_frames" },
7269 { "rx_mac_ctrl_frames" },
7270 { "rx_filtered_packets" },
790dab2f 7271 { "rx_ftq_discards" },
b6016b76 7272 { "rx_discards" },
cea94db9 7273 { "rx_fw_discards" },
b6016b76
MC		 7274};
7275
790dab2f
MC		 7276#define BNX2_NUM_STATS (sizeof(bnx2_stats_str_arr)/\
7277 sizeof(bnx2_stats_str_arr[0]))
7278
b6016b76
MC		 7279#define STATS_OFFSET32(offset_name) (offsetof(struct statistics_block, offset_name) / 4)
7280
f71e1309 7281static const unsigned long bnx2_stats_offset_arr[BNX2_NUM_STATS] = {
b6016b76
MC		 7282 STATS_OFFSET32(stat_IfHCInOctets_hi),
7283 STATS_OFFSET32(stat_IfHCInBadOctets_hi),
7284 STATS_OFFSET32(stat_IfHCOutOctets_hi),
7285 STATS_OFFSET32(stat_IfHCOutBadOctets_hi),
7286 STATS_OFFSET32(stat_IfHCInUcastPkts_hi),
7287 STATS_OFFSET32(stat_IfHCInMulticastPkts_hi),
7288 STATS_OFFSET32(stat_IfHCInBroadcastPkts_hi),
7289 STATS_OFFSET32(stat_IfHCOutUcastPkts_hi),
7290 STATS_OFFSET32(stat_IfHCOutMulticastPkts_hi),
7291 STATS_OFFSET32(stat_IfHCOutBroadcastPkts_hi),
7292 STATS_OFFSET32(stat_emac_tx_stat_dot3statsinternalmactransmiterrors),
6aa20a22
JG		 7293 STATS_OFFSET32(stat_Dot3StatsCarrierSenseErrors),
7294 STATS_OFFSET32(stat_Dot3StatsFCSErrors),
7295 STATS_OFFSET32(stat_Dot3StatsAlignmentErrors),
7296 STATS_OFFSET32(stat_Dot3StatsSingleCollisionFrames),
7297 STATS_OFFSET32(stat_Dot3StatsMultipleCollisionFrames),
7298 STATS_OFFSET32(stat_Dot3StatsDeferredTransmissions),
7299 STATS_OFFSET32(stat_Dot3StatsExcessiveCollisions),
7300 STATS_OFFSET32(stat_Dot3StatsLateCollisions),
7301 STATS_OFFSET32(stat_EtherStatsCollisions),
7302 STATS_OFFSET32(stat_EtherStatsFragments),
7303 STATS_OFFSET32(stat_EtherStatsJabbers),
7304 STATS_OFFSET32(stat_EtherStatsUndersizePkts),
7305 STATS_OFFSET32(stat_EtherStatsOverrsizePkts),
7306 STATS_OFFSET32(stat_EtherStatsPktsRx64Octets),
7307 STATS_OFFSET32(stat_EtherStatsPktsRx65Octetsto127Octets),
7308 STATS_OFFSET32(stat_EtherStatsPktsRx128Octetsto255Octets),
7309 STATS_OFFSET32(stat_EtherStatsPktsRx256Octetsto511Octets),
7310 STATS_OFFSET32(stat_EtherStatsPktsRx512Octetsto1023Octets),
7311 STATS_OFFSET32(stat_EtherStatsPktsRx1024Octetsto1522Octets),
7312 STATS_OFFSET32(stat_EtherStatsPktsRx1523Octetsto9022Octets),
7313 STATS_OFFSET32(stat_EtherStatsPktsTx64Octets),
7314 STATS_OFFSET32(stat_EtherStatsPktsTx65Octetsto127Octets),
7315 STATS_OFFSET32(stat_EtherStatsPktsTx128Octetsto255Octets),
7316 STATS_OFFSET32(stat_EtherStatsPktsTx256Octetsto511Octets),
7317 STATS_OFFSET32(stat_EtherStatsPktsTx512Octetsto1023Octets),
7318 STATS_OFFSET32(stat_EtherStatsPktsTx1024Octetsto1522Octets),
7319 STATS_OFFSET32(stat_EtherStatsPktsTx1523Octetsto9022Octets),
7320 STATS_OFFSET32(stat_XonPauseFramesReceived),
7321 STATS_OFFSET32(stat_XoffPauseFramesReceived),
7322 STATS_OFFSET32(stat_OutXonSent),
7323 STATS_OFFSET32(stat_OutXoffSent),
7324 STATS_OFFSET32(stat_MacControlFramesReceived),
7325 STATS_OFFSET32(stat_IfInFramesL2FilterDiscards),
790dab2f 7326 STATS_OFFSET32(stat_IfInFTQDiscards),
6aa20a22 7327 STATS_OFFSET32(stat_IfInMBUFDiscards),
cea94db9 7328 STATS_OFFSET32(stat_FwRxDrop),
b6016b76
MC		 7329};
7330
7331/* stat_IfHCInBadOctets and stat_Dot3StatsCarrierSenseErrors are
7332 * skipped because of errata.
6aa20a22 7333 */
14ab9b86 7334static u8 bnx2_5706_stats_len_arr[BNX2_NUM_STATS] = {
b6016b76
MC		 7335 8,0,8,8,8,8,8,8,8,8,
7336 4,0,4,4,4,4,4,4,4,4,
7337 4,4,4,4,4,4,4,4,4,4,
7338 4,4,4,4,4,4,4,4,4,4,
790dab2f 7339 4,4,4,4,4,4,4,
b6016b76
MC		 7340};
7341
5b0c76ad
MC		 7342static u8 bnx2_5708_stats_len_arr[BNX2_NUM_STATS] = {
7343 8,0,8,8,8,8,8,8,8,8,
7344 4,4,4,4,4,4,4,4,4,4,
7345 4,4,4,4,4,4,4,4,4,4,
7346 4,4,4,4,4,4,4,4,4,4,
790dab2f 7347 4,4,4,4,4,4,4,
5b0c76ad
MC		 7348};
7349
b6016b76
MC		 7350#define BNX2_NUM_TESTS 6
7351
14ab9b86 7352static struct {
b6016b76
MC		 7353 char string[ETH_GSTRING_LEN];
7354} bnx2_tests_str_arr[BNX2_NUM_TESTS] = {
7355 { "register_test (offline)" },
7356 { "memory_test (offline)" },
7357 { "loopback_test (offline)" },
7358 { "nvram_test (online)" },
7359 { "interrupt_test (online)" },
7360 { "link_test (online)" },
7361};
7362
7363static int
b9f2c044 7364bnx2_get_sset_count(struct net_device *dev, int sset)
b6016b76 7365{
b9f2c044
JG		 7366 switch (sset) {
7367 case ETH_SS_TEST:
7368 return BNX2_NUM_TESTS;
7369 case ETH_SS_STATS:
7370 return BNX2_NUM_STATS;
7371 default:
7372 return -EOPNOTSUPP;
7373 }
b6016b76
MC		 7374}
7375
7376static void
7377bnx2_self_test(struct net_device *dev, struct ethtool_test *etest, u64 *buf)
7378{
972ec0d4 7379 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7380
9f52b564
MC		 7381 bnx2_set_power_state(bp, PCI_D0);
7382
b6016b76
MC		 7383 memset(buf, 0, sizeof(u64) * BNX2_NUM_TESTS);
7384 if (etest->flags & ETH_TEST_FL_OFFLINE) {
80be4434
MC		 7385 int i;
7386
212f9934 7387 bnx2_netif_stop(bp, true);
b6016b76
MC		 7388 bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_DIAG);
7389 bnx2_free_skbs(bp);
7390
7391 if (bnx2_test_registers(bp) != 0) {
7392 buf[0] = 1;
7393 etest->flags |= ETH_TEST_FL_FAILED;
7394 }
7395 if (bnx2_test_memory(bp) != 0) {
7396 buf[1] = 1;
7397 etest->flags |= ETH_TEST_FL_FAILED;
7398 }
bc5a0690 7399 if ((buf[2] = bnx2_test_loopback(bp)) != 0)
b6016b76 7400 etest->flags |= ETH_TEST_FL_FAILED;
b6016b76 7401
9f52b564
MC		 7402 if (!netif_running(bp->dev))
7403 bnx2_shutdown_chip(bp);
b6016b76 7404 else {
9a120bc5 7405 bnx2_init_nic(bp, 1);
212f9934 7406 bnx2_netif_start(bp, true);
b6016b76
MC		 7407 }
7408
7409 /* wait for link up */
80be4434
MC		 7410 for (i = 0; i < 7; i++) {
7411 if (bp->link_up)
7412 break;
7413 msleep_interruptible(1000);
7414 }
b6016b76
MC		 7415 }
7416
7417 if (bnx2_test_nvram(bp) != 0) {
7418 buf[3] = 1;
7419 etest->flags |= ETH_TEST_FL_FAILED;
7420 }
7421 if (bnx2_test_intr(bp) != 0) {
7422 buf[4] = 1;
7423 etest->flags |= ETH_TEST_FL_FAILED;
7424 }
7425
7426 if (bnx2_test_link(bp) != 0) {
7427 buf[5] = 1;
7428 etest->flags |= ETH_TEST_FL_FAILED;
7429
7430 }
9f52b564
MC		 7431 if (!netif_running(bp->dev))
7432 bnx2_set_power_state(bp, PCI_D3hot);
b6016b76
MC		 7433}
7434
7435static void
7436bnx2_get_strings(struct net_device *dev, u32 stringset, u8 *buf)
7437{
7438 switch (stringset) {
7439 case ETH_SS_STATS:
7440 memcpy(buf, bnx2_stats_str_arr,
7441 sizeof(bnx2_stats_str_arr));
7442 break;
7443 case ETH_SS_TEST:
7444 memcpy(buf, bnx2_tests_str_arr,
7445 sizeof(bnx2_tests_str_arr));
7446 break;
7447 }
7448}
7449
b6016b76
MC		 7450static void
7451bnx2_get_ethtool_stats(struct net_device *dev,
7452 struct ethtool_stats *stats, u64 *buf)
7453{
972ec0d4 7454 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7455 int i;
7456 u32 *hw_stats = (u32 *) bp->stats_blk;
354fcd77 7457 u32 *temp_stats = (u32 *) bp->temp_stats_blk;
14ab9b86 7458 u8 *stats_len_arr = NULL;
b6016b76
MC		 7459
7460 if (hw_stats == NULL) {
7461 memset(buf, 0, sizeof(u64) * BNX2_NUM_STATS);
7462 return;
7463 }
7464
5b0c76ad
MC		 7465 if ((CHIP_ID(bp) == CHIP_ID_5706_A0) ||
7466 (CHIP_ID(bp) == CHIP_ID_5706_A1) ||
7467 (CHIP_ID(bp) == CHIP_ID_5706_A2) ||
7468 (CHIP_ID(bp) == CHIP_ID_5708_A0))
b6016b76 7469 stats_len_arr = bnx2_5706_stats_len_arr;
5b0c76ad
MC		 7470 else
7471 stats_len_arr = bnx2_5708_stats_len_arr;
b6016b76
MC		 7472
7473 for (i = 0; i < BNX2_NUM_STATS; i++) {
354fcd77
MC		 7474 unsigned long offset;
7475
b6016b76
MC		 7476 if (stats_len_arr[i] == 0) {
7477 /* skip this counter */
7478 buf[i] = 0;
7479 continue;
7480 }
354fcd77
MC		 7481
7482 offset = bnx2_stats_offset_arr[i];
b6016b76
MC		 7483 if (stats_len_arr[i] == 4) {
7484 /* 4-byte counter */
354fcd77
MC		 7485 buf[i] = (u64) *(hw_stats + offset) +
7486 *(temp_stats + offset);
b6016b76
MC		 7487 continue;
7488 }
7489 /* 8-byte counter */
354fcd77
MC		 7490 buf[i] = (((u64) *(hw_stats + offset)) << 32) +
7491 *(hw_stats + offset + 1) +
7492 (((u64) *(temp_stats + offset)) << 32) +
7493 *(temp_stats + offset + 1);
b6016b76
MC		 7494 }
7495}
7496
7497static int
7498bnx2_phys_id(struct net_device *dev, u32 data)
7499{
972ec0d4 7500 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7501 int i;
7502 u32 save;
7503
9f52b564
MC		 7504 bnx2_set_power_state(bp, PCI_D0);
7505
b6016b76
MC		 7506 if (data == 0)
7507 data = 2;
7508
7509 save = REG_RD(bp, BNX2_MISC_CFG);
7510 REG_WR(bp, BNX2_MISC_CFG, BNX2_MISC_CFG_LEDMODE_MAC);
7511
7512 for (i = 0; i < (data * 2); i++) {
7513 if ((i % 2) == 0) {
7514 REG_WR(bp, BNX2_EMAC_LED, BNX2_EMAC_LED_OVERRIDE);
7515 }
7516 else {
7517 REG_WR(bp, BNX2_EMAC_LED, BNX2_EMAC_LED_OVERRIDE |
7518 BNX2_EMAC_LED_1000MB_OVERRIDE |
7519 BNX2_EMAC_LED_100MB_OVERRIDE |
7520 BNX2_EMAC_LED_10MB_OVERRIDE |
7521 BNX2_EMAC_LED_TRAFFIC_OVERRIDE |
7522 BNX2_EMAC_LED_TRAFFIC);
7523 }
7524 msleep_interruptible(500);
7525 if (signal_pending(current))
7526 break;
7527 }
7528 REG_WR(bp, BNX2_EMAC_LED, 0);
7529 REG_WR(bp, BNX2_MISC_CFG, save);
9f52b564
MC		 7530
7531 if (!netif_running(dev))
7532 bnx2_set_power_state(bp, PCI_D3hot);
7533
b6016b76
MC		 7534 return 0;
7535}
7536
4666f87a
MC		 7537static int
7538bnx2_set_tx_csum(struct net_device *dev, u32 data)
7539{
7540 struct bnx2 *bp = netdev_priv(dev);
7541
7542 if (CHIP_NUM(bp) == CHIP_NUM_5709)
807540ba 7543 return ethtool_op_set_tx_ipv6_csum(dev, data);
4666f87a 7544 else
807540ba 7545 return ethtool_op_set_tx_csum(dev, data);
4666f87a
MC		 7546}
7547
fdc8541d
MC		 7548static int
7549bnx2_set_flags(struct net_device *dev, u32 data)
7550{
7d0fd211
JG		 7551 struct bnx2 *bp = netdev_priv(dev);
7552 int rc;
7553
7554 if (!(bp->flags & BNX2_FLAG_CAN_KEEP_VLAN) &&
7555 !(data & ETH_FLAG_RXVLAN))
ec37a48d 7556 return -EINVAL;
7d0fd211 7557
7c810477
MC		 7558 /* TSO with VLAN tag won't work with current firmware */
7559 if (!(data & ETH_FLAG_TXVLAN))
7560 return -EINVAL;
7561
7d0fd211
JG		 7562 rc = ethtool_op_set_flags(dev, data, ETH_FLAG_RXHASH | ETH_FLAG_RXVLAN |
7563 ETH_FLAG_TXVLAN);
7564 if (rc)
7565 return rc;
7566
7567 if ((!!(data & ETH_FLAG_RXVLAN) !=
7568 !!(bp->rx_mode & BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG)) &&
7569 netif_running(dev)) {
7570 bnx2_netif_stop(bp, false);
7571 bnx2_set_rx_mode(dev);
7572 bnx2_fw_sync(bp, BNX2_DRV_MSG_CODE_KEEP_VLAN_UPDATE, 0, 1);
7573 bnx2_netif_start(bp, false);
7574 }
7575
7576 return 0;
fdc8541d
MC		 7577}
7578
7282d491 7579static const struct ethtool_ops bnx2_ethtool_ops = {
b6016b76
MC		 7580 .get_settings = bnx2_get_settings,
7581 .set_settings = bnx2_set_settings,
7582 .get_drvinfo = bnx2_get_drvinfo,
244ac4f4
MC		 7583 .get_regs_len = bnx2_get_regs_len,
7584 .get_regs = bnx2_get_regs,
b6016b76
MC		 7585 .get_wol = bnx2_get_wol,
7586 .set_wol = bnx2_set_wol,
7587 .nway_reset = bnx2_nway_reset,
7959ea25 7588 .get_link = bnx2_get_link,
b6016b76
MC		 7589 .get_eeprom_len = bnx2_get_eeprom_len,
7590 .get_eeprom = bnx2_get_eeprom,
7591 .set_eeprom = bnx2_set_eeprom,
7592 .get_coalesce = bnx2_get_coalesce,
7593 .set_coalesce = bnx2_set_coalesce,
7594 .get_ringparam = bnx2_get_ringparam,
7595 .set_ringparam = bnx2_set_ringparam,
7596 .get_pauseparam = bnx2_get_pauseparam,
7597 .set_pauseparam = bnx2_set_pauseparam,
7598 .get_rx_csum = bnx2_get_rx_csum,
7599 .set_rx_csum = bnx2_set_rx_csum,
4666f87a 7600 .set_tx_csum = bnx2_set_tx_csum,
b6016b76 7601 .set_sg = ethtool_op_set_sg,
b11d6213 7602 .set_tso = bnx2_set_tso,
b6016b76
MC		 7603 .self_test = bnx2_self_test,
7604 .get_strings = bnx2_get_strings,
7605 .phys_id = bnx2_phys_id,
b6016b76 7606 .get_ethtool_stats = bnx2_get_ethtool_stats,
b9f2c044 7607 .get_sset_count = bnx2_get_sset_count,
fdc8541d
MC		 7608 .set_flags = bnx2_set_flags,
7609 .get_flags = ethtool_op_get_flags,
b6016b76
MC		 7610};
7611
7612/* Called with rtnl_lock */
7613static int
7614bnx2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
7615{
14ab9b86 7616 struct mii_ioctl_data *data = if_mii(ifr);
972ec0d4 7617 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7618 int err;
7619
7620 switch(cmd) {
7621 case SIOCGMIIPHY:
7622 data->phy_id = bp->phy_addr;
7623
7624 /* fallthru */
7625 case SIOCGMIIREG: {
7626 u32 mii_regval;
7627
583c28e5 7628 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
7b6b8347
MC		 7629 return -EOPNOTSUPP;
7630
dad3e452
MC		 7631 if (!netif_running(dev))
7632 return -EAGAIN;
7633
c770a65c 7634 spin_lock_bh(&bp->phy_lock);
b6016b76 7635 err = bnx2_read_phy(bp, data->reg_num & 0x1f, &mii_regval);
c770a65c 7636 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 7637
7638 data->val_out = mii_regval;
7639
7640 return err;
7641 }
7642
7643 case SIOCSMIIREG:
583c28e5 7644 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
7b6b8347
MC		 7645 return -EOPNOTSUPP;
7646
dad3e452
MC		 7647 if (!netif_running(dev))
7648 return -EAGAIN;
7649
c770a65c 7650 spin_lock_bh(&bp->phy_lock);
b6016b76 7651 err = bnx2_write_phy(bp, data->reg_num & 0x1f, data->val_in);
c770a65c 7652 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 7653
7654 return err;
7655
7656 default:
7657 /* do nothing */
7658 break;
7659 }
7660 return -EOPNOTSUPP;
7661}
7662
7663/* Called with rtnl_lock */
7664static int
7665bnx2_change_mac_addr(struct net_device *dev, void *p)
7666{
7667 struct sockaddr *addr = p;
972ec0d4 7668 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7669
73eef4cd
MC		 7670 if (!is_valid_ether_addr(addr->sa_data))
7671 return -EINVAL;
7672
b6016b76
MC		 7673 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
7674 if (netif_running(dev))
5fcaed01 7675 bnx2_set_mac_addr(bp, bp->dev->dev_addr, 0);
b6016b76
MC		 7676
7677 return 0;
7678}
7679
7680/* Called with rtnl_lock */
7681static int
7682bnx2_change_mtu(struct net_device *dev, int new_mtu)
7683{
972ec0d4 7684 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7685
7686 if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
7687 ((new_mtu + ETH_HLEN) < MIN_ETHERNET_PACKET_SIZE))
7688 return -EINVAL;
7689
7690 dev->mtu = new_mtu;
807540ba 7691 return bnx2_change_ring_size(bp, bp->rx_ring_size, bp->tx_ring_size);
b6016b76
MC		 7692}
7693
257ddbda 7694#ifdef CONFIG_NET_POLL_CONTROLLER
b6016b76
MC		 7695static void
7696poll_bnx2(struct net_device *dev)
7697{
972ec0d4 7698 struct bnx2 *bp = netdev_priv(dev);
b2af2c1d 7699 int i;
b6016b76 7700
b2af2c1d 7701 for (i = 0; i < bp->irq_nvecs; i++) {
1bf1e347
MC		 7702 struct bnx2_irq *irq = &bp->irq_tbl[i];
7703
7704 disable_irq(irq->vector);
7705 irq->handler(irq->vector, &bp->bnx2_napi[i]);
7706 enable_irq(irq->vector);
b2af2c1d 7707 }
b6016b76
MC		 7708}
7709#endif
7710
253c8b75
MC		 7711static void __devinit
7712bnx2_get_5709_media(struct bnx2 *bp)
7713{
7714 u32 val = REG_RD(bp, BNX2_MISC_DUAL_MEDIA_CTRL);
7715 u32 bond_id = val & BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID;
7716 u32 strap;
7717
7718 if (bond_id == BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_C)
7719 return;
7720 else if (bond_id == BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_S) {
583c28e5 7721 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
253c8b75
MC		 7722 return;
7723 }
7724
7725 if (val & BNX2_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE)
7726 strap = (val & BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL) >> 21;
7727 else
7728 strap = (val & BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP) >> 8;
7729
7730 if (PCI_FUNC(bp->pdev->devfn) == 0) {
7731 switch (strap) {
7732 case 0x4:
7733 case 0x5:
7734 case 0x6:
583c28e5 7735 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
253c8b75
MC		 7736 return;
7737 }
7738 } else {
7739 switch (strap) {
7740 case 0x1:
7741 case 0x2:
7742 case 0x4:
583c28e5 7743 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
253c8b75
MC		 7744 return;
7745 }
7746 }
7747}
7748
883e5151
MC		 7749static void __devinit
7750bnx2_get_pci_speed(struct bnx2 *bp)
7751{
7752 u32 reg;
7753
7754 reg = REG_RD(bp, BNX2_PCICFG_MISC_STATUS);
7755 if (reg & BNX2_PCICFG_MISC_STATUS_PCIX_DET) {
7756 u32 clkreg;
7757
f86e82fb 7758 bp->flags |= BNX2_FLAG_PCIX;
883e5151
MC		 7759
7760 clkreg = REG_RD(bp, BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS);
7761
7762 clkreg &= BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET;
7763 switch (clkreg) {
7764 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ:
7765 bp->bus_speed_mhz = 133;
7766 break;
7767
7768 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ:
7769 bp->bus_speed_mhz = 100;
7770 break;
7771
7772 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ:
7773 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ:
7774 bp->bus_speed_mhz = 66;
7775 break;
7776
7777 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ:
7778 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ:
7779 bp->bus_speed_mhz = 50;
7780 break;
7781
7782 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW:
7783 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ:
7784 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ:
7785 bp->bus_speed_mhz = 33;
7786 break;
7787 }
7788 }
7789 else {
7790 if (reg & BNX2_PCICFG_MISC_STATUS_M66EN)
7791 bp->bus_speed_mhz = 66;
7792 else
7793 bp->bus_speed_mhz = 33;
7794 }
7795
7796 if (reg & BNX2_PCICFG_MISC_STATUS_32BIT_DET)
f86e82fb 7797 bp->flags |= BNX2_FLAG_PCI_32BIT;
883e5151
MC		 7798
7799}
7800
76d99061
MC		 7801static void __devinit
7802bnx2_read_vpd_fw_ver(struct bnx2 *bp)
7803{
df25bc38 7804 int rc, i, j;
76d99061 7805 u8 *data;
df25bc38 7806 unsigned int block_end, rosize, len;
76d99061 7807
012093f6
MC		 7808#define BNX2_VPD_NVRAM_OFFSET 0x300
7809#define BNX2_VPD_LEN 128
76d99061
MC		 7810#define BNX2_MAX_VER_SLEN 30
7811
7812 data = kmalloc(256, GFP_KERNEL);
7813 if (!data)
7814 return;
7815
012093f6
MC		 7816 rc = bnx2_nvram_read(bp, BNX2_VPD_NVRAM_OFFSET, data + BNX2_VPD_LEN,
7817 BNX2_VPD_LEN);
76d99061
MC		 7818 if (rc)
7819 goto vpd_done;
7820
012093f6
MC		 7821 for (i = 0; i < BNX2_VPD_LEN; i += 4) {
7822 data[i] = data[i + BNX2_VPD_LEN + 3];
7823 data[i + 1] = data[i + BNX2_VPD_LEN + 2];
7824 data[i + 2] = data[i + BNX2_VPD_LEN + 1];
7825 data[i + 3] = data[i + BNX2_VPD_LEN];
76d99061
MC		 7826 }
7827
df25bc38
MC		 7828 i = pci_vpd_find_tag(data, 0, BNX2_VPD_LEN, PCI_VPD_LRDT_RO_DATA);
7829 if (i < 0)
7830 goto vpd_done;
76d99061 7831
df25bc38
MC		 7832 rosize = pci_vpd_lrdt_size(&data[i]);
7833 i += PCI_VPD_LRDT_TAG_SIZE;
7834 block_end = i + rosize;
76d99061 7835
df25bc38
MC		 7836 if (block_end > BNX2_VPD_LEN)
7837 goto vpd_done;
76d99061 7838
df25bc38
MC		 7839 j = pci_vpd_find_info_keyword(data, i, rosize,
7840 PCI_VPD_RO_KEYWORD_MFR_ID);
7841 if (j < 0)
7842 goto vpd_done;
76d99061 7843
df25bc38 7844 len = pci_vpd_info_field_size(&data[j]);
76d99061 7845
df25bc38
MC		 7846 j += PCI_VPD_INFO_FLD_HDR_SIZE;
7847 if (j + len > block_end || len != 4 ||
7848 memcmp(&data[j], "1028", 4))
7849 goto vpd_done;
4067a854 7850
df25bc38
MC		 7851 j = pci_vpd_find_info_keyword(data, i, rosize,
7852 PCI_VPD_RO_KEYWORD_VENDOR0);
7853 if (j < 0)
7854 goto vpd_done;
4067a854 7855
df25bc38 7856 len = pci_vpd_info_field_size(&data[j]);
4067a854 7857
df25bc38
MC		 7858 j += PCI_VPD_INFO_FLD_HDR_SIZE;
7859 if (j + len > block_end || len > BNX2_MAX_VER_SLEN)
76d99061 7860 goto vpd_done;
df25bc38
MC		 7861
7862 memcpy(bp->fw_version, &data[j], len);
7863 bp->fw_version[len] = ' ';
76d99061
MC		 7864
7865vpd_done:
7866 kfree(data);
7867}
7868
b6016b76
MC		 7869static int __devinit
7870bnx2_init_board(struct pci_dev *pdev, struct net_device *dev)
7871{
7872 struct bnx2 *bp;
7873 unsigned long mem_len;
58fc2ea4 7874 int rc, i, j;
b6016b76 7875 u32 reg;
40453c83 7876 u64 dma_mask, persist_dma_mask;
cd709aa9 7877 int err;
b6016b76 7878
b6016b76 7879 SET_NETDEV_DEV(dev, &pdev->dev);
972ec0d4 7880 bp = netdev_priv(dev);
b6016b76
MC		 7881
7882 bp->flags = 0;
7883 bp->phy_flags = 0;
7884
354fcd77
MC		 7885 bp->temp_stats_blk =
7886 kzalloc(sizeof(struct statistics_block), GFP_KERNEL);
7887
7888 if (bp->temp_stats_blk == NULL) {
7889 rc = -ENOMEM;
7890 goto err_out;
7891 }
7892
b6016b76
MC		 7893 /* enable device (incl. PCI PM wakeup), and bus-mastering */
7894 rc = pci_enable_device(pdev);
7895 if (rc) {
3a9c6a49 7896 dev_err(&pdev->dev, "Cannot enable PCI device, aborting\n");
b6016b76
MC		 7897 goto err_out;
7898 }
7899
7900 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
9b91cf9d 7901 dev_err(&pdev->dev,
3a9c6a49 7902 "Cannot find PCI device base address, aborting\n");
b6016b76
MC		 7903 rc = -ENODEV;
7904 goto err_out_disable;
7905 }
7906
7907 rc = pci_request_regions(pdev, DRV_MODULE_NAME);
7908 if (rc) {
3a9c6a49 7909 dev_err(&pdev->dev, "Cannot obtain PCI resources, aborting\n");
b6016b76
MC		 7910 goto err_out_disable;
7911 }
7912
7913 pci_set_master(pdev);
7914
7915 bp->pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
7916 if (bp->pm_cap == 0) {
9b91cf9d 7917 dev_err(&pdev->dev,
3a9c6a49 7918 "Cannot find power management capability, aborting\n");
b6016b76
MC		 7919 rc = -EIO;
7920 goto err_out_release;
7921 }
7922
b6016b76
MC		 7923 bp->dev = dev;
7924 bp->pdev = pdev;
7925
7926 spin_lock_init(&bp->phy_lock);
1b8227c4 7927 spin_lock_init(&bp->indirect_lock);
c5a88950
MC		 7928#ifdef BCM_CNIC
7929 mutex_init(&bp->cnic_lock);
7930#endif
c4028958 7931 INIT_WORK(&bp->reset_task, bnx2_reset_task);
b6016b76
MC		 7932
7933 dev->base_addr = dev->mem_start = pci_resource_start(pdev, 0);
4edd473f 7934 mem_len = MB_GET_CID_ADDR(TX_TSS_CID + TX_MAX_TSS_RINGS + 1);
b6016b76
MC		 7935 dev->mem_end = dev->mem_start + mem_len;
7936 dev->irq = pdev->irq;
7937
7938 bp->regview = ioremap_nocache(dev->base_addr, mem_len);
7939
7940 if (!bp->regview) {
3a9c6a49 7941 dev_err(&pdev->dev, "Cannot map register space, aborting\n");
b6016b76
MC		 7942 rc = -ENOMEM;
7943 goto err_out_release;
7944 }
7945
be7ff1af
MC		 7946 bnx2_set_power_state(bp, PCI_D0);
7947
b6016b76
MC		 7948 /* Configure byte swap and enable write to the reg_window registers.
7949 * Rely on CPU to do target byte swapping on big endian systems
7950 * The chip's target access swapping will not swap all accesses
7951 */
be7ff1af
MC		 7952 REG_WR(bp, BNX2_PCICFG_MISC_CONFIG,
7953 BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA |
7954 BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP);
b6016b76
MC		 7955
7956 bp->chip_id = REG_RD(bp, BNX2_MISC_ID);
7957
883e5151
MC		 7958 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
7959 if (pci_find_capability(pdev, PCI_CAP_ID_EXP) == 0) {
7960 dev_err(&pdev->dev,
3a9c6a49 7961 "Cannot find PCIE capability, aborting\n");
883e5151
MC		 7962 rc = -EIO;
7963 goto err_out_unmap;
7964 }
f86e82fb 7965 bp->flags |= BNX2_FLAG_PCIE;
2dd201d7 7966 if (CHIP_REV(bp) == CHIP_REV_Ax)
f86e82fb 7967 bp->flags |= BNX2_FLAG_JUMBO_BROKEN;
c239f279
MC		 7968
7969 /* AER (Advanced Error Reporting) hooks */
7970 err = pci_enable_pcie_error_reporting(pdev);
4bb9ebc7
MC		 7971 if (!err)
7972 bp->flags |= BNX2_FLAG_AER_ENABLED;
c239f279 7973
883e5151 7974 } else {
59b47d8a
MC		 7975 bp->pcix_cap = pci_find_capability(pdev, PCI_CAP_ID_PCIX);
7976 if (bp->pcix_cap == 0) {
7977 dev_err(&pdev->dev,
3a9c6a49 7978 "Cannot find PCIX capability, aborting\n");
59b47d8a
MC		 7979 rc = -EIO;
7980 goto err_out_unmap;
7981 }
61d9e3fa 7982 bp->flags |= BNX2_FLAG_BROKEN_STATS;
59b47d8a
MC		 7983 }
7984
b4b36042
MC		 7985 if (CHIP_NUM(bp) == CHIP_NUM_5709 && CHIP_REV(bp) != CHIP_REV_Ax) {
7986 if (pci_find_capability(pdev, PCI_CAP_ID_MSIX))
f86e82fb 7987 bp->flags |= BNX2_FLAG_MSIX_CAP;
b4b36042
MC		 7988 }
7989
8e6a72c4
MC		 7990 if (CHIP_ID(bp) != CHIP_ID_5706_A0 && CHIP_ID(bp) != CHIP_ID_5706_A1) {
7991 if (pci_find_capability(pdev, PCI_CAP_ID_MSI))
f86e82fb 7992 bp->flags |= BNX2_FLAG_MSI_CAP;
8e6a72c4
MC		 7993 }
7994
40453c83
MC		 7995 /* 5708 cannot support DMA addresses > 40-bit. */
7996 if (CHIP_NUM(bp) == CHIP_NUM_5708)
50cf156a 7997 persist_dma_mask = dma_mask = DMA_BIT_MASK(40);
40453c83 7998 else
6a35528a 7999 persist_dma_mask = dma_mask = DMA_BIT_MASK(64);
40453c83
MC		 8000
8001 /* Configure DMA attributes. */
8002 if (pci_set_dma_mask(pdev, dma_mask) == 0) {
8003 dev->features |= NETIF_F_HIGHDMA;
8004 rc = pci_set_consistent_dma_mask(pdev, persist_dma_mask);
8005 if (rc) {
8006 dev_err(&pdev->dev,
3a9c6a49 8007 "pci_set_consistent_dma_mask failed, aborting\n");
40453c83
MC		 8008 goto err_out_unmap;
8009 }
284901a9 8010 } else if ((rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) != 0) {
3a9c6a49 8011 dev_err(&pdev->dev, "System does not support DMA, aborting\n");
40453c83
MC		 8012 goto err_out_unmap;
8013 }
8014
f86e82fb 8015 if (!(bp->flags & BNX2_FLAG_PCIE))
883e5151 8016 bnx2_get_pci_speed(bp);
b6016b76
MC		 8017
8018 /* 5706A0 may falsely detect SERR and PERR. */
8019 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
8020 reg = REG_RD(bp, PCI_COMMAND);
8021 reg &= ~(PCI_COMMAND_SERR | PCI_COMMAND_PARITY);
8022 REG_WR(bp, PCI_COMMAND, reg);
8023 }
8024 else if ((CHIP_ID(bp) == CHIP_ID_5706_A1) &&
f86e82fb 8025 !(bp->flags & BNX2_FLAG_PCIX)) {
b6016b76 8026
9b91cf9d 8027 dev_err(&pdev->dev,
3a9c6a49 8028 "5706 A1 can only be used in a PCIX bus, aborting\n");
b6016b76
MC		 8029 goto err_out_unmap;
8030 }
8031
8032 bnx2_init_nvram(bp);
8033
2726d6e1 8034 reg = bnx2_reg_rd_ind(bp, BNX2_SHM_HDR_SIGNATURE);
e3648b3d
MC		 8035
8036 if ((reg & BNX2_SHM_HDR_SIGNATURE_SIG_MASK) ==
24cb230b
MC		 8037 BNX2_SHM_HDR_SIGNATURE_SIG) {
8038 u32 off = PCI_FUNC(pdev->devfn) << 2;
8039
2726d6e1 8040 bp->shmem_base = bnx2_reg_rd_ind(bp, BNX2_SHM_HDR_ADDR_0 + off);
24cb230b 8041 } else
e3648b3d
MC		 8042 bp->shmem_base = HOST_VIEW_SHMEM_BASE;
8043
b6016b76
MC		 8044 /* Get the permanent MAC address. First we need to make sure the
8045 * firmware is actually running.
8046 */
2726d6e1 8047 reg = bnx2_shmem_rd(bp, BNX2_DEV_INFO_SIGNATURE);
b6016b76
MC		 8048
8049 if ((reg & BNX2_DEV_INFO_SIGNATURE_MAGIC_MASK) !=
8050 BNX2_DEV_INFO_SIGNATURE_MAGIC) {
3a9c6a49 8051 dev_err(&pdev->dev, "Firmware not running, aborting\n");
b6016b76
MC		 8052 rc = -ENODEV;
8053 goto err_out_unmap;
8054 }
8055
76d99061
MC		 8056 bnx2_read_vpd_fw_ver(bp);
8057
8058 j = strlen(bp->fw_version);
2726d6e1 8059 reg = bnx2_shmem_rd(bp, BNX2_DEV_INFO_BC_REV);
76d99061 8060 for (i = 0; i < 3 && j < 24; i++) {
58fc2ea4
MC		 8061 u8 num, k, skip0;
8062
76d99061
MC		 8063 if (i == 0) {
8064 bp->fw_version[j++] = 'b';
8065 bp->fw_version[j++] = 'c';
8066 bp->fw_version[j++] = ' ';
8067 }
58fc2ea4
MC		 8068 num = (u8) (reg >> (24 - (i * 8)));
8069 for (k = 100, skip0 = 1; k >= 1; num %= k, k /= 10) {
8070 if (num >= k || !skip0 || k == 1) {
8071 bp->fw_version[j++] = (num / k) + '0';
8072 skip0 = 0;
8073 }
8074 }
8075 if (i != 2)
8076 bp->fw_version[j++] = '.';
8077 }
2726d6e1 8078 reg = bnx2_shmem_rd(bp, BNX2_PORT_FEATURE);
846f5c62
MC		 8079 if (reg & BNX2_PORT_FEATURE_WOL_ENABLED)
8080 bp->wol = 1;
8081
8082 if (reg & BNX2_PORT_FEATURE_ASF_ENABLED) {
f86e82fb 8083 bp->flags |= BNX2_FLAG_ASF_ENABLE;
c2d3db8c
MC		 8084
8085 for (i = 0; i < 30; i++) {
2726d6e1 8086 reg = bnx2_shmem_rd(bp, BNX2_BC_STATE_CONDITION);
c2d3db8c
MC		 8087 if (reg & BNX2_CONDITION_MFW_RUN_MASK)
8088 break;
8089 msleep(10);
8090 }
8091 }
2726d6e1 8092 reg = bnx2_shmem_rd(bp, BNX2_BC_STATE_CONDITION);
58fc2ea4
MC		 8093 reg &= BNX2_CONDITION_MFW_RUN_MASK;
8094 if (reg != BNX2_CONDITION_MFW_RUN_UNKNOWN &&
8095 reg != BNX2_CONDITION_MFW_RUN_NONE) {
2726d6e1 8096 u32 addr = bnx2_shmem_rd(bp, BNX2_MFW_VER_PTR);
58fc2ea4 8097
76d99061
MC		 8098 if (j < 32)
8099 bp->fw_version[j++] = ' ';
8100 for (i = 0; i < 3 && j < 28; i++) {
2726d6e1 8101 reg = bnx2_reg_rd_ind(bp, addr + i * 4);
58fc2ea4
MC		 8102 reg = swab32(reg);
8103 memcpy(&bp->fw_version[j], &reg, 4);
8104 j += 4;
8105 }
8106 }
b6016b76 8107
2726d6e1 8108 reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_MAC_UPPER);
b6016b76
MC		 8109 bp->mac_addr[0] = (u8) (reg >> 8);
8110 bp->mac_addr[1] = (u8) reg;
8111
2726d6e1 8112 reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_MAC_LOWER);
b6016b76
MC		 8113 bp->mac_addr[2] = (u8) (reg >> 24);
8114 bp->mac_addr[3] = (u8) (reg >> 16);
8115 bp->mac_addr[4] = (u8) (reg >> 8);
8116 bp->mac_addr[5] = (u8) reg;
8117
8118 bp->tx_ring_size = MAX_TX_DESC_CNT;
932f3772 8119 bnx2_set_rx_ring_size(bp, 255);
b6016b76
MC		 8120
8121 bp->rx_csum = 1;
8122
cf7474a6 8123 bp->tx_quick_cons_trip_int = 2;
b6016b76 8124 bp->tx_quick_cons_trip = 20;
cf7474a6 8125 bp->tx_ticks_int = 18;
b6016b76 8126 bp->tx_ticks = 80;
6aa20a22 8127
cf7474a6
MC		 8128 bp->rx_quick_cons_trip_int = 2;
8129 bp->rx_quick_cons_trip = 12;
b6016b76
MC		 8130 bp->rx_ticks_int = 18;
8131 bp->rx_ticks = 18;
8132
7ea6920e 8133 bp->stats_ticks = USEC_PER_SEC & BNX2_HC_STATS_TICKS_HC_STAT_TICKS;
b6016b76 8134
ac392abc 8135 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 8136
5b0c76ad
MC		 8137 bp->phy_addr = 1;
8138
b6016b76 8139 /* Disable WOL support if we are running on a SERDES chip. */
253c8b75
MC		 8140 if (CHIP_NUM(bp) == CHIP_NUM_5709)
8141 bnx2_get_5709_media(bp);
8142 else if (CHIP_BOND_ID(bp) & CHIP_BOND_ID_SERDES_BIT)
583c28e5 8143 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
bac0dff6 8144
0d8a6571 8145 bp->phy_port = PORT_TP;
583c28e5 8146 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
0d8a6571 8147 bp->phy_port = PORT_FIBRE;
2726d6e1 8148 reg = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG);
846f5c62 8149 if (!(reg & BNX2_SHARED_HW_CFG_GIG_LINK_ON_VAUX)) {
f86e82fb 8150 bp->flags |= BNX2_FLAG_NO_WOL;
846f5c62
MC		 8151 bp->wol = 0;
8152 }
38ea3686
MC		 8153 if (CHIP_NUM(bp) == CHIP_NUM_5706) {
8154 /* Don't do parallel detect on this board because of
8155 * some board problems. The link will not go down
8156 * if we do parallel detect.
8157 */
8158 if (pdev->subsystem_vendor == PCI_VENDOR_ID_HP &&
8159 pdev->subsystem_device == 0x310c)
8160 bp->phy_flags |= BNX2_PHY_FLAG_NO_PARALLEL;
8161 } else {
5b0c76ad 8162 bp->phy_addr = 2;
5b0c76ad 8163 if (reg & BNX2_SHARED_HW_CFG_PHY_2_5G)
583c28e5 8164 bp->phy_flags |= BNX2_PHY_FLAG_2_5G_CAPABLE;
5b0c76ad 8165 }
261dd5ca
MC		 8166 } else if (CHIP_NUM(bp) == CHIP_NUM_5706 ||
8167 CHIP_NUM(bp) == CHIP_NUM_5708)
583c28e5 8168 bp->phy_flags |= BNX2_PHY_FLAG_CRC_FIX;
fb0c18bd
MC		 8169 else if (CHIP_NUM(bp) == CHIP_NUM_5709 &&
8170 (CHIP_REV(bp) == CHIP_REV_Ax ||
8171 CHIP_REV(bp) == CHIP_REV_Bx))
583c28e5 8172 bp->phy_flags |= BNX2_PHY_FLAG_DIS_EARLY_DAC;
b6016b76 8173
7c62e83b
MC		 8174 bnx2_init_fw_cap(bp);
8175
16088272
MC		 8176 if ((CHIP_ID(bp) == CHIP_ID_5708_A0) ||
8177 (CHIP_ID(bp) == CHIP_ID_5708_B0) ||
5ec6d7bf
MC		 8178 (CHIP_ID(bp) == CHIP_ID_5708_B1) ||
8179 !(REG_RD(bp, BNX2_PCI_CONFIG_3) & BNX2_PCI_CONFIG_3_VAUX_PRESET)) {
f86e82fb 8180 bp->flags |= BNX2_FLAG_NO_WOL;
846f5c62
MC		 8181 bp->wol = 0;
8182 }
dda1e390 8183
b6016b76
MC		 8184 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
8185 bp->tx_quick_cons_trip_int =
8186 bp->tx_quick_cons_trip;
8187 bp->tx_ticks_int = bp->tx_ticks;
8188 bp->rx_quick_cons_trip_int =
8189 bp->rx_quick_cons_trip;
8190 bp->rx_ticks_int = bp->rx_ticks;
8191 bp->comp_prod_trip_int = bp->comp_prod_trip;
8192 bp->com_ticks_int = bp->com_ticks;
8193 bp->cmd_ticks_int = bp->cmd_ticks;
8194 }
8195
f9317a40
MC		 8196 /* Disable MSI on 5706 if AMD 8132 bridge is found.
8197 *
8198 * MSI is defined to be 32-bit write. The 5706 does 64-bit MSI writes
8199 * with byte enables disabled on the unused 32-bit word. This is legal
8200 * but causes problems on the AMD 8132 which will eventually stop
8201 * responding after a while.
8202 *
8203 * AMD believes this incompatibility is unique to the 5706, and
88187dfa 8204 * prefers to locally disable MSI rather than globally disabling it.
f9317a40
MC		 8205 */
8206 if (CHIP_NUM(bp) == CHIP_NUM_5706 && disable_msi == 0) {
8207 struct pci_dev *amd_8132 = NULL;
8208
8209 while ((amd_8132 = pci_get_device(PCI_VENDOR_ID_AMD,
8210 PCI_DEVICE_ID_AMD_8132_BRIDGE,
8211 amd_8132))) {
f9317a40 8212
44c10138
AK		 8213 if (amd_8132->revision >= 0x10 &&
8214 amd_8132->revision <= 0x13) {
f9317a40
MC		 8215 disable_msi = 1;
8216 pci_dev_put(amd_8132);
8217 break;
8218 }
8219 }
8220 }
8221
deaf391b 8222 bnx2_set_default_link(bp);
b6016b76
MC		 8223 bp->req_flow_ctrl = FLOW_CTRL_RX | FLOW_CTRL_TX;
8224
cd339a0e 8225 init_timer(&bp->timer);
ac392abc 8226 bp->timer.expires = RUN_AT(BNX2_TIMER_INTERVAL);
cd339a0e
MC		 8227 bp->timer.data = (unsigned long) bp;
8228 bp->timer.function = bnx2_timer;
8229
c239f279
MC		 8230 pci_save_state(pdev);
8231
b6016b76
MC		 8232 return 0;
8233
8234err_out_unmap:
4bb9ebc7 8235 if (bp->flags & BNX2_FLAG_AER_ENABLED) {
c239f279 8236 pci_disable_pcie_error_reporting(pdev);
4bb9ebc7
MC		 8237 bp->flags &= ~BNX2_FLAG_AER_ENABLED;
8238 }
c239f279 8239
b6016b76
MC		 8240 if (bp->regview) {
8241 iounmap(bp->regview);
73eef4cd 8242 bp->regview = NULL;
b6016b76
MC		 8243 }
8244
8245err_out_release:
8246 pci_release_regions(pdev);
8247
8248err_out_disable:
8249 pci_disable_device(pdev);
8250 pci_set_drvdata(pdev, NULL);
8251
8252err_out:
8253 return rc;
8254}
8255
883e5151
MC		 8256static char * __devinit
8257bnx2_bus_string(struct bnx2 *bp, char *str)
8258{
8259 char *s = str;
8260
f86e82fb 8261 if (bp->flags & BNX2_FLAG_PCIE) {
883e5151
MC		 8262 s += sprintf(s, "PCI Express");
8263 } else {
8264 s += sprintf(s, "PCI");
f86e82fb 8265 if (bp->flags & BNX2_FLAG_PCIX)
883e5151 8266 s += sprintf(s, "-X");
f86e82fb 8267 if (bp->flags & BNX2_FLAG_PCI_32BIT)
883e5151
MC		 8268 s += sprintf(s, " 32-bit");
8269 else
8270 s += sprintf(s, " 64-bit");
8271 s += sprintf(s, " %dMHz", bp->bus_speed_mhz);
8272 }
8273 return str;
8274}
8275
f048fa9c
MC		 8276static void
8277bnx2_del_napi(struct bnx2 *bp)
8278{
8279 int i;
8280
8281 for (i = 0; i < bp->irq_nvecs; i++)
8282 netif_napi_del(&bp->bnx2_napi[i].napi);
8283}
8284
8285static void
35efa7c1
MC		 8286bnx2_init_napi(struct bnx2 *bp)
8287{
b4b36042 8288 int i;
35efa7c1 8289
4327ba43 8290 for (i = 0; i < bp->irq_nvecs; i++) {
35e9010b
MC		 8291 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
8292 int (*poll)(struct napi_struct *, int);
8293
8294 if (i == 0)
8295 poll = bnx2_poll;
8296 else
f0ea2e63 8297 poll = bnx2_poll_msix;
35e9010b
MC		 8298
8299 netif_napi_add(bp->dev, &bp->bnx2_napi[i].napi, poll, 64);
b4b36042
MC		 8300 bnapi->bp = bp;
8301 }
35efa7c1
MC		 8302}
8303
0421eae6
SH		 8304static const struct net_device_ops bnx2_netdev_ops = {
8305 .ndo_open = bnx2_open,
8306 .ndo_start_xmit = bnx2_start_xmit,
8307 .ndo_stop = bnx2_close,
5d07bf26 8308 .ndo_get_stats64 = bnx2_get_stats64,
0421eae6
SH		 8309 .ndo_set_rx_mode = bnx2_set_rx_mode,
8310 .ndo_do_ioctl = bnx2_ioctl,
8311 .ndo_validate_addr = eth_validate_addr,
8312 .ndo_set_mac_address = bnx2_change_mac_addr,
8313 .ndo_change_mtu = bnx2_change_mtu,
8314 .ndo_tx_timeout = bnx2_tx_timeout,
257ddbda 8315#ifdef CONFIG_NET_POLL_CONTROLLER
0421eae6
SH		 8316 .ndo_poll_controller = poll_bnx2,
8317#endif
8318};
8319
bc8d7da3 8320static inline void vlan_features_add(struct net_device *dev, u32 flags)
72dccb01 8321{
72dccb01 8322 dev->vlan_features |= flags;
72dccb01
ED		 8323}
8324
b6016b76
MC		 8325static int __devinit
8326bnx2_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
8327{
8328 static int version_printed = 0;
8329 struct net_device *dev = NULL;
8330 struct bnx2 *bp;
0795af57 8331 int rc;
883e5151 8332 char str[40];
b6016b76
MC		 8333
8334 if (version_printed++ == 0)
3a9c6a49 8335 pr_info("%s", version);
b6016b76
MC		 8336
8337 /* dev zeroed in init_etherdev */
706bf240 8338 dev = alloc_etherdev_mq(sizeof(*bp), TX_MAX_RINGS);
b6016b76
MC		 8339
8340 if (!dev)
8341 return -ENOMEM;
8342
8343 rc = bnx2_init_board(pdev, dev);
8344 if (rc < 0) {
8345 free_netdev(dev);
8346 return rc;
8347 }
8348
0421eae6 8349 dev->netdev_ops = &bnx2_netdev_ops;
b6016b76 8350 dev->watchdog_timeo = TX_TIMEOUT;
b6016b76 8351 dev->ethtool_ops = &bnx2_ethtool_ops;
b6016b76 8352
972ec0d4 8353 bp = netdev_priv(dev);
b6016b76 8354
1b2f922f
MC		 8355 pci_set_drvdata(pdev, dev);
8356
57579f76
MC		 8357 rc = bnx2_request_firmware(bp);
8358 if (rc)
8359 goto error;
8360
1b2f922f
MC		 8361 memcpy(dev->dev_addr, bp->mac_addr, 6);
8362 memcpy(dev->perm_addr, bp->mac_addr, 6);
1b2f922f 8363
fdc8541d
MC		 8364 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_GRO |
8365 NETIF_F_RXHASH;
72dccb01
ED		 8366 vlan_features_add(dev, NETIF_F_IP_CSUM | NETIF_F_SG);
8367 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
d212f87b 8368 dev->features |= NETIF_F_IPV6_CSUM;
72dccb01
ED		 8369 vlan_features_add(dev, NETIF_F_IPV6_CSUM);
8370 }
1b2f922f 8371 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1b2f922f 8372 dev->features |= NETIF_F_TSO | NETIF_F_TSO_ECN;
72dccb01
ED		 8373 vlan_features_add(dev, NETIF_F_TSO | NETIF_F_TSO_ECN);
8374 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4666f87a 8375 dev->features |= NETIF_F_TSO6;
72dccb01
ED		 8376 vlan_features_add(dev, NETIF_F_TSO6);
8377 }
b6016b76 8378 if ((rc = register_netdev(dev))) {
9b91cf9d 8379 dev_err(&pdev->dev, "Cannot register net device\n");
57579f76 8380 goto error;
b6016b76
MC		 8381 }
8382
3a9c6a49
JP		 8383 netdev_info(dev, "%s (%c%d) %s found at mem %lx, IRQ %d, node addr %pM\n",
8384 board_info[ent->driver_data].name,
8385 ((CHIP_ID(bp) & 0xf000) >> 12) + 'A',
8386 ((CHIP_ID(bp) & 0x0ff0) >> 4),
8387 bnx2_bus_string(bp, str),
8388 dev->base_addr,
8389 bp->pdev->irq, dev->dev_addr);
b6016b76 8390
b6016b76 8391 return 0;
57579f76
MC		 8392
8393error:
8394 if (bp->mips_firmware)
8395 release_firmware(bp->mips_firmware);
8396 if (bp->rv2p_firmware)
8397 release_firmware(bp->rv2p_firmware);
8398
8399 if (bp->regview)
8400 iounmap(bp->regview);
8401 pci_release_regions(pdev);
8402 pci_disable_device(pdev);
8403 pci_set_drvdata(pdev, NULL);
8404 free_netdev(dev);
8405 return rc;
b6016b76
MC		 8406}
8407
8408static void __devexit
8409bnx2_remove_one(struct pci_dev *pdev)
8410{
8411 struct net_device *dev = pci_get_drvdata(pdev);
972ec0d4 8412 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 8413
8414 unregister_netdev(dev);
8415
8333a46a
NH		 8416 del_timer_sync(&bp->timer);
8417
57579f76
MC		 8418 if (bp->mips_firmware)
8419 release_firmware(bp->mips_firmware);
8420 if (bp->rv2p_firmware)
8421 release_firmware(bp->rv2p_firmware);
8422
b6016b76
MC		 8423 if (bp->regview)
8424 iounmap(bp->regview);
8425
354fcd77
MC		 8426 kfree(bp->temp_stats_blk);
8427
4bb9ebc7 8428 if (bp->flags & BNX2_FLAG_AER_ENABLED) {
c239f279 8429 pci_disable_pcie_error_reporting(pdev);
4bb9ebc7
MC		 8430 bp->flags &= ~BNX2_FLAG_AER_ENABLED;
8431 }
cd709aa9 8432
c239f279 8433 free_netdev(dev);
cd709aa9 8434
b6016b76
MC		 8435 pci_release_regions(pdev);
8436 pci_disable_device(pdev);
8437 pci_set_drvdata(pdev, NULL);
8438}
8439
8440static int
829ca9a3 8441bnx2_suspend(struct pci_dev *pdev, pm_message_t state)
b6016b76
MC		 8442{
8443 struct net_device *dev = pci_get_drvdata(pdev);
972ec0d4 8444 struct bnx2 *bp = netdev_priv(dev);
b6016b76 8445
6caebb02
MC		 8446 /* PCI register 4 needs to be saved whether netif_running() or not.
8447 * MSI address and data need to be saved if using MSI and
8448 * netif_running().
8449 */
8450 pci_save_state(pdev);
b6016b76
MC		 8451 if (!netif_running(dev))
8452 return 0;
8453
23f333a2 8454 cancel_work_sync(&bp->reset_task);
212f9934 8455 bnx2_netif_stop(bp, true);
b6016b76
MC		 8456 netif_device_detach(dev);
8457 del_timer_sync(&bp->timer);
74bf4ba3 8458 bnx2_shutdown_chip(bp);
b6016b76 8459 bnx2_free_skbs(bp);
829ca9a3 8460 bnx2_set_power_state(bp, pci_choose_state(pdev, state));
b6016b76
MC		 8461 return 0;
8462}
8463
8464static int
8465bnx2_resume(struct pci_dev *pdev)
8466{
8467 struct net_device *dev = pci_get_drvdata(pdev);
972ec0d4 8468 struct bnx2 *bp = netdev_priv(dev);
b6016b76 8469
6caebb02 8470 pci_restore_state(pdev);
b6016b76
MC		 8471 if (!netif_running(dev))
8472 return 0;
8473
829ca9a3 8474 bnx2_set_power_state(bp, PCI_D0);
b6016b76 8475 netif_device_attach(dev);
9a120bc5 8476 bnx2_init_nic(bp, 1);
212f9934 8477 bnx2_netif_start(bp, true);
b6016b76
MC		 8478 return 0;
8479}
8480
6ff2da49
WX		 8481/**
8482 * bnx2_io_error_detected - called when PCI error is detected
8483 * @pdev: Pointer to PCI device
8484 * @state: The current pci connection state
8485 *
8486 * This function is called after a PCI bus error affecting
8487 * this device has been detected.
8488 */
8489static pci_ers_result_t bnx2_io_error_detected(struct pci_dev *pdev,
8490 pci_channel_state_t state)
8491{
8492 struct net_device *dev = pci_get_drvdata(pdev);
8493 struct bnx2 *bp = netdev_priv(dev);
8494
8495 rtnl_lock();
8496 netif_device_detach(dev);
8497
2ec3de26
DN		 8498 if (state == pci_channel_io_perm_failure) {
8499 rtnl_unlock();
8500 return PCI_ERS_RESULT_DISCONNECT;
8501 }
8502
6ff2da49 8503 if (netif_running(dev)) {
212f9934 8504 bnx2_netif_stop(bp, true);
6ff2da49
WX		 8505 del_timer_sync(&bp->timer);
8506 bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET);
8507 }
8508
8509 pci_disable_device(pdev);
8510 rtnl_unlock();
8511
8512 /* Request a slot slot reset. */
8513 return PCI_ERS_RESULT_NEED_RESET;
8514}
8515
8516/**
8517 * bnx2_io_slot_reset - called after the pci bus has been reset.
8518 * @pdev: Pointer to PCI device
8519 *
8520 * Restart the card from scratch, as if from a cold-boot.
8521 */
8522static pci_ers_result_t bnx2_io_slot_reset(struct pci_dev *pdev)
8523{
8524 struct net_device *dev = pci_get_drvdata(pdev);
8525 struct bnx2 *bp = netdev_priv(dev);
cd709aa9
JF		 8526 pci_ers_result_t result;
8527 int err;
6ff2da49
WX		 8528
8529 rtnl_lock();
8530 if (pci_enable_device(pdev)) {
8531 dev_err(&pdev->dev,
3a9c6a49 8532 "Cannot re-enable PCI device after reset\n");
cd709aa9
JF		 8533 result = PCI_ERS_RESULT_DISCONNECT;
8534 } else {
8535 pci_set_master(pdev);
8536 pci_restore_state(pdev);
8537 pci_save_state(pdev);
8538
8539 if (netif_running(dev)) {
8540 bnx2_set_power_state(bp, PCI_D0);
8541 bnx2_init_nic(bp, 1);
8542 }
8543 result = PCI_ERS_RESULT_RECOVERED;
6ff2da49 8544 }
cd709aa9 8545 rtnl_unlock();
6ff2da49 8546
4bb9ebc7 8547 if (!(bp->flags & BNX2_FLAG_AER_ENABLED))
c239f279
MC		 8548 return result;
8549
cd709aa9
JF		 8550 err = pci_cleanup_aer_uncorrect_error_status(pdev);
8551 if (err) {
8552 dev_err(&pdev->dev,
8553 "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n",
8554 err); /* non-fatal, continue */
6ff2da49
WX		 8555 }
8556
cd709aa9 8557 return result;
6ff2da49
WX		 8558}
8559
8560/**
8561 * bnx2_io_resume - called when traffic can start flowing again.
8562 * @pdev: Pointer to PCI device
8563 *
8564 * This callback is called when the error recovery driver tells us that
8565 * its OK to resume normal operation.
8566 */
8567static void bnx2_io_resume(struct pci_dev *pdev)
8568{
8569 struct net_device *dev = pci_get_drvdata(pdev);
8570 struct bnx2 *bp = netdev_priv(dev);
8571
8572 rtnl_lock();
8573 if (netif_running(dev))
212f9934 8574 bnx2_netif_start(bp, true);
6ff2da49
WX		 8575
8576 netif_device_attach(dev);
8577 rtnl_unlock();
8578}
8579
8580static struct pci_error_handlers bnx2_err_handler = {
8581 .error_detected = bnx2_io_error_detected,
8582 .slot_reset = bnx2_io_slot_reset,
8583 .resume = bnx2_io_resume,
8584};
8585
b6016b76 8586static struct pci_driver bnx2_pci_driver = {
14ab9b86
PH		 8587 .name = DRV_MODULE_NAME,
8588 .id_table = bnx2_pci_tbl,
8589 .probe = bnx2_init_one,
8590 .remove = __devexit_p(bnx2_remove_one),
8591 .suspend = bnx2_suspend,
8592 .resume = bnx2_resume,
6ff2da49 8593 .err_handler = &bnx2_err_handler,
b6016b76
MC		 8594};
8595
8596static int __init bnx2_init(void)
8597{
29917620 8598 return pci_register_driver(&bnx2_pci_driver);
b6016b76
MC		 8599}
8600
8601static void __exit bnx2_cleanup(void)
8602{
8603 pci_unregister_driver(&bnx2_pci_driver);
8604}
8605
8606module_init(bnx2_init);
8607module_exit(bnx2_cleanup);
8608
8609
8610
kernel source for telekom puls (alcatel/mediatek)