projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Staging: et131x: config is already zeroed
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / b44.c
CommitLineData
753f4920 1/* b44.c: Broadcom 44xx/47xx Fast Ethernet device driver.
1da177e4
LT		 2 *
3 * Copyright (C) 2002 David S. Miller (davem@redhat.com)
753f4920
MB		 4 * Copyright (C) 2004 Pekka Pietikainen (pp@ee.oulu.fi)
5 * Copyright (C) 2004 Florian Schirmer (jolt@tuxbox.org)
6 * Copyright (C) 2006 Felix Fietkau (nbd@openwrt.org)
8056bfaf 7 * Copyright (C) 2006 Broadcom Corporation.
753f4920 8 * Copyright (C) 2007 Michael Buesch <mb@bu3sch.de>
1da177e4
LT		 9 *
10 * Distribute under GPL.
11 */
12
13#include <linux/kernel.h>
14#include <linux/module.h>
15#include <linux/moduleparam.h>
16#include <linux/types.h>
17#include <linux/netdevice.h>
18#include <linux/ethtool.h>
19#include <linux/mii.h>
20#include <linux/if_ether.h>
72f4861e 21#include <linux/if_vlan.h>
1da177e4
LT		 22#include <linux/etherdevice.h>
23#include <linux/pci.h>
24#include <linux/delay.h>
25#include <linux/init.h>
89358f90 26#include <linux/dma-mapping.h>
753f4920 27#include <linux/ssb/ssb.h>
1da177e4
LT		 28
29#include <asm/uaccess.h>
30#include <asm/io.h>
31#include <asm/irq.h>
32
753f4920 33
1da177e4
LT		 34#include "b44.h"
35
36#define DRV_MODULE_NAME "b44"
37#define PFX DRV_MODULE_NAME ": "
753f4920 38#define DRV_MODULE_VERSION "2.0"
1da177e4
LT		 39
40#define B44_DEF_MSG_ENABLE \
41 (NETIF_MSG_DRV | \
42 NETIF_MSG_PROBE | \
43 NETIF_MSG_LINK | \
44 NETIF_MSG_TIMER | \
45 NETIF_MSG_IFDOWN | \
46 NETIF_MSG_IFUP | \
47 NETIF_MSG_RX_ERR | \
48 NETIF_MSG_TX_ERR)
49
50/* length of time before we decide the hardware is borked,
51 * and dev->tx_timeout() should be called to fix the problem
52 */
53#define B44_TX_TIMEOUT (5 * HZ)
54
55/* hardware minimum and maximum for a single frame's data payload */
56#define B44_MIN_MTU 60
57#define B44_MAX_MTU 1500
58
59#define B44_RX_RING_SIZE 512
60#define B44_DEF_RX_RING_PENDING 200
61#define B44_RX_RING_BYTES (sizeof(struct dma_desc) * \
62 B44_RX_RING_SIZE)
63#define B44_TX_RING_SIZE 512
64#define B44_DEF_TX_RING_PENDING (B44_TX_RING_SIZE - 1)
65#define B44_TX_RING_BYTES (sizeof(struct dma_desc) * \
66 B44_TX_RING_SIZE)
1da177e4
LT		 67
68#define TX_RING_GAP(BP) \
69 (B44_TX_RING_SIZE - (BP)->tx_pending)
70#define TX_BUFFS_AVAIL(BP) \
71 (((BP)->tx_cons <= (BP)->tx_prod) ? \
72 (BP)->tx_cons + (BP)->tx_pending - (BP)->tx_prod : \
73 (BP)->tx_cons - (BP)->tx_prod - TX_RING_GAP(BP))
74#define NEXT_TX(N) (((N) + 1) & (B44_TX_RING_SIZE - 1))
75
4ca85795
FF		 76#define RX_PKT_OFFSET (RX_HEADER_LEN + 2)
77#define RX_PKT_BUF_SZ (1536 + RX_PKT_OFFSET)
1da177e4
LT		 78
79/* minimum number of free TX descriptors required to wake up TX process */
80#define B44_TX_WAKEUP_THRESH (B44_TX_RING_SIZE / 4)
81
725ad800
GZ		 82/* b44 internal pattern match filter info */
83#define B44_PATTERN_BASE 0x400
84#define B44_PATTERN_SIZE 0x80
85#define B44_PMASK_BASE 0x600
86#define B44_PMASK_SIZE 0x10
87#define B44_MAX_PATTERNS 16
88#define B44_ETHIPV6UDP_HLEN 62
89#define B44_ETHIPV4UDP_HLEN 42
90
1da177e4 91static char version[] __devinitdata =
753f4920 92 DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION "\n";
1da177e4 93
753f4920
MB		 94MODULE_AUTHOR("Felix Fietkau, Florian Schirmer, Pekka Pietikainen, David S. Miller");
95MODULE_DESCRIPTION("Broadcom 44xx/47xx 10/100 PCI ethernet driver");
1da177e4
LT		 96MODULE_LICENSE("GPL");
97MODULE_VERSION(DRV_MODULE_VERSION);
98
99static int b44_debug = -1; /* -1 == use B44_DEF_MSG_ENABLE as value */
100module_param(b44_debug, int, 0);
101MODULE_PARM_DESC(b44_debug, "B44 bitmapped debugging message enable value");
102
1da177e4 103
753f4920
MB		 104#ifdef CONFIG_B44_PCI
105static const struct pci_device_id b44_pci_tbl[] = {
106 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401) },
107 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401B0) },
108 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401B1) },
109 { 0 } /* terminate list with empty entry */
110};
1da177e4
LT		 111MODULE_DEVICE_TABLE(pci, b44_pci_tbl);
112
753f4920
MB		 113static struct pci_driver b44_pci_driver = {
114 .name = DRV_MODULE_NAME,
115 .id_table = b44_pci_tbl,
116};
117#endif /* CONFIG_B44_PCI */
118
119static const struct ssb_device_id b44_ssb_tbl[] = {
120 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_ETHERNET, SSB_ANY_REV),
121 SSB_DEVTABLE_END
122};
123MODULE_DEVICE_TABLE(ssb, b44_ssb_tbl);
124
1da177e4
LT		 125static void b44_halt(struct b44 *);
126static void b44_init_rings(struct b44 *);
5fc7d61a
MC		 127
128#define B44_FULL_RESET 1
129#define B44_FULL_RESET_SKIP_PHY 2
130#define B44_PARTIAL_RESET 3
fedb0eef
MB		 131#define B44_CHIP_RESET_FULL 4
132#define B44_CHIP_RESET_PARTIAL 5
5fc7d61a 133
00e8b3aa 134static void b44_init_hw(struct b44 *, int);
1da177e4 135
9f38c636
JL		 136static int dma_desc_align_mask;
137static int dma_desc_sync_size;
753f4920 138static int instance;
9f38c636 139
3353930d
FR		 140static const char b44_gstrings[][ETH_GSTRING_LEN] = {
141#define _B44(x...) # x,
142B44_STAT_REG_DECLARE
143#undef _B44
144};
145
753f4920
MB		 146static inline void b44_sync_dma_desc_for_device(struct ssb_device *sdev,
147 dma_addr_t dma_base,
148 unsigned long offset,
149 enum dma_data_direction dir)
9f38c636 150{
f225763a
MB		 151 ssb_dma_sync_single_range_for_device(sdev, dma_base,
152 offset & dma_desc_align_mask,
153 dma_desc_sync_size, dir);
9f38c636
JL		 154}
155
753f4920
MB		 156static inline void b44_sync_dma_desc_for_cpu(struct ssb_device *sdev,
157 dma_addr_t dma_base,
158 unsigned long offset,
159 enum dma_data_direction dir)
9f38c636 160{
f225763a
MB		 161 ssb_dma_sync_single_range_for_cpu(sdev, dma_base,
162 offset & dma_desc_align_mask,
163 dma_desc_sync_size, dir);
9f38c636
JL		 164}
165
1da177e4
LT		 166static inline unsigned long br32(const struct b44 *bp, unsigned long reg)
167{
753f4920 168 return ssb_read32(bp->sdev, reg);
1da177e4
LT		 169}
170
10badc21 171static inline void bw32(const struct b44 *bp,
1da177e4
LT		 172 unsigned long reg, unsigned long val)
173{
753f4920 174 ssb_write32(bp->sdev, reg, val);
1da177e4
LT		 175}
176
177static int b44_wait_bit(struct b44 *bp, unsigned long reg,
178 u32 bit, unsigned long timeout, const int clear)
179{
180 unsigned long i;
181
182 for (i = 0; i < timeout; i++) {
183 u32 val = br32(bp, reg);
184
185 if (clear && !(val & bit))
186 break;
187 if (!clear && (val & bit))
188 break;
189 udelay(10);
190 }
191 if (i == timeout) {
192 printk(KERN_ERR PFX "%s: BUG! Timeout waiting for bit %08x of register "
193 "%lx to %s.\n",
194 bp->dev->name,
195 bit, reg,
196 (clear ? "clear" : "set"));
197 return -ENODEV;
198 }
199 return 0;
200}
201
753f4920 202static inline void __b44_cam_read(struct b44 *bp, unsigned char *data, int index)
1da177e4
LT		 203{
204 u32 val;
205
753f4920
MB		 206 bw32(bp, B44_CAM_CTRL, (CAM_CTRL_READ |
207 (index << CAM_CTRL_INDEX_SHIFT)));
1da177e4 208
753f4920 209 b44_wait_bit(bp, B44_CAM_CTRL, CAM_CTRL_BUSY, 100, 1);
1da177e4 210
753f4920 211 val = br32(bp, B44_CAM_DATA_LO);
1da177e4 212
753f4920
MB		 213 data[2] = (val >> 24) & 0xFF;
214 data[3] = (val >> 16) & 0xFF;
215 data[4] = (val >> 8) & 0xFF;
216 data[5] = (val >> 0) & 0xFF;
1da177e4 217
753f4920 218 val = br32(bp, B44_CAM_DATA_HI);
1da177e4 219
753f4920
MB		 220 data[0] = (val >> 8) & 0xFF;
221 data[1] = (val >> 0) & 0xFF;
1da177e4
LT		 222}
223
753f4920 224static inline void __b44_cam_write(struct b44 *bp, unsigned char *data, int index)
1da177e4
LT		 225{
226 u32 val;
227
228 val = ((u32) data[2]) << 24;
229 val |= ((u32) data[3]) << 16;
230 val |= ((u32) data[4]) << 8;
231 val |= ((u32) data[5]) << 0;
232 bw32(bp, B44_CAM_DATA_LO, val);
10badc21 233 val = (CAM_DATA_HI_VALID |
1da177e4
LT		 234 (((u32) data[0]) << 8) |
235 (((u32) data[1]) << 0));
236 bw32(bp, B44_CAM_DATA_HI, val);
237 bw32(bp, B44_CAM_CTRL, (CAM_CTRL_WRITE |
238 (index << CAM_CTRL_INDEX_SHIFT)));
10badc21 239 b44_wait_bit(bp, B44_CAM_CTRL, CAM_CTRL_BUSY, 100, 1);
1da177e4
LT		 240}
241
242static inline void __b44_disable_ints(struct b44 *bp)
243{
244 bw32(bp, B44_IMASK, 0);
245}
246
247static void b44_disable_ints(struct b44 *bp)
248{
249 __b44_disable_ints(bp);
250
251 /* Flush posted writes. */
252 br32(bp, B44_IMASK);
253}
254
255static void b44_enable_ints(struct b44 *bp)
256{
257 bw32(bp, B44_IMASK, bp->imask);
258}
259
753f4920 260static int __b44_readphy(struct b44 *bp, int phy_addr, int reg, u32 *val)
1da177e4
LT		 261{
262 int err;
263
264 bw32(bp, B44_EMAC_ISTAT, EMAC_INT_MII);
265 bw32(bp, B44_MDIO_DATA, (MDIO_DATA_SB_START |
266 (MDIO_OP_READ << MDIO_DATA_OP_SHIFT) |
753f4920 267 (phy_addr << MDIO_DATA_PMD_SHIFT) |
1da177e4
LT		 268 (reg << MDIO_DATA_RA_SHIFT) |
269 (MDIO_TA_VALID << MDIO_DATA_TA_SHIFT)));
270 err = b44_wait_bit(bp, B44_EMAC_ISTAT, EMAC_INT_MII, 100, 0);
271 *val = br32(bp, B44_MDIO_DATA) & MDIO_DATA_DATA;
272
273 return err;
274}
275
753f4920 276static int __b44_writephy(struct b44 *bp, int phy_addr, int reg, u32 val)
1da177e4
LT		 277{
278 bw32(bp, B44_EMAC_ISTAT, EMAC_INT_MII);
279 bw32(bp, B44_MDIO_DATA, (MDIO_DATA_SB_START |
280 (MDIO_OP_WRITE << MDIO_DATA_OP_SHIFT) |
753f4920 281 (phy_addr << MDIO_DATA_PMD_SHIFT) |
1da177e4
LT		 282 (reg << MDIO_DATA_RA_SHIFT) |
283 (MDIO_TA_VALID << MDIO_DATA_TA_SHIFT) |
284 (val & MDIO_DATA_DATA)));
285 return b44_wait_bit(bp, B44_EMAC_ISTAT, EMAC_INT_MII, 100, 0);
286}
287
753f4920
MB		 288static inline int b44_readphy(struct b44 *bp, int reg, u32 *val)
289{
290 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
291 return 0;
292
293 return __b44_readphy(bp, bp->phy_addr, reg, val);
294}
295
296static inline int b44_writephy(struct b44 *bp, int reg, u32 val)
297{
298 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
299 return 0;
300
301 return __b44_writephy(bp, bp->phy_addr, reg, val);
302}
303
1da177e4 304/* miilib interface */
1da177e4
LT		 305static int b44_mii_read(struct net_device *dev, int phy_id, int location)
306{
307 u32 val;
308 struct b44 *bp = netdev_priv(dev);
753f4920 309 int rc = __b44_readphy(bp, phy_id, location, &val);
1da177e4
LT		 310 if (rc)
311 return 0xffffffff;
312 return val;
313}
314
315static void b44_mii_write(struct net_device *dev, int phy_id, int location,
316 int val)
317{
318 struct b44 *bp = netdev_priv(dev);
753f4920 319 __b44_writephy(bp, phy_id, location, val);
1da177e4
LT		 320}
321
322static int b44_phy_reset(struct b44 *bp)
323{
324 u32 val;
325 int err;
326
753f4920
MB		 327 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
328 return 0;
1da177e4
LT		 329 err = b44_writephy(bp, MII_BMCR, BMCR_RESET);
330 if (err)
331 return err;
332 udelay(100);
333 err = b44_readphy(bp, MII_BMCR, &val);
334 if (!err) {
335 if (val & BMCR_RESET) {
336 printk(KERN_ERR PFX "%s: PHY Reset would not complete.\n",
337 bp->dev->name);
338 err = -ENODEV;
339 }
340 }
341
342 return 0;
343}
344
345static void __b44_set_flow_ctrl(struct b44 *bp, u32 pause_flags)
346{
347 u32 val;
348
349 bp->flags &= ~(B44_FLAG_TX_PAUSE | B44_FLAG_RX_PAUSE);
350 bp->flags |= pause_flags;
351
352 val = br32(bp, B44_RXCONFIG);
353 if (pause_flags & B44_FLAG_RX_PAUSE)
354 val |= RXCONFIG_FLOW;
355 else
356 val &= ~RXCONFIG_FLOW;
357 bw32(bp, B44_RXCONFIG, val);
358
359 val = br32(bp, B44_MAC_FLOW);
360 if (pause_flags & B44_FLAG_TX_PAUSE)
361 val |= (MAC_FLOW_PAUSE_ENAB |
362 (0xc0 & MAC_FLOW_RX_HI_WATER));
363 else
364 val &= ~MAC_FLOW_PAUSE_ENAB;
365 bw32(bp, B44_MAC_FLOW, val);
366}
367
368static void b44_set_flow_ctrl(struct b44 *bp, u32 local, u32 remote)
369{
10badc21 370 u32 pause_enab = 0;
2b474cf5
GZ		 371
372 /* The driver supports only rx pause by default because
10badc21
JG		 373 the b44 mac tx pause mechanism generates excessive
374 pause frames.
2b474cf5
GZ		 375 Use ethtool to turn on b44 tx pause if necessary.
376 */
377 if ((local & ADVERTISE_PAUSE_CAP) &&
10badc21 378 (local & ADVERTISE_PAUSE_ASYM)){
2b474cf5
GZ		 379 if ((remote & LPA_PAUSE_ASYM) &&
380 !(remote & LPA_PAUSE_CAP))
381 pause_enab |= B44_FLAG_RX_PAUSE;
1da177e4
LT		 382 }
383
384 __b44_set_flow_ctrl(bp, pause_enab);
385}
386
753f4920
MB		 387#ifdef SSB_DRIVER_MIPS
388extern char *nvram_get(char *name);
389static void b44_wap54g10_workaround(struct b44 *bp)
390{
391 const char *str;
392 u32 val;
393 int err;
394
395 /*
396 * workaround for bad hardware design in Linksys WAP54G v1.0
397 * see https://dev.openwrt.org/ticket/146
398 * check and reset bit "isolate"
399 */
400 str = nvram_get("boardnum");
401 if (!str)
402 return;
403 if (simple_strtoul(str, NULL, 0) == 2) {
404 err = __b44_readphy(bp, 0, MII_BMCR, &val);
405 if (err)
406 goto error;
407 if (!(val & BMCR_ISOLATE))
408 return;
409 val &= ~BMCR_ISOLATE;
410 err = __b44_writephy(bp, 0, MII_BMCR, val);
411 if (err)
412 goto error;
413 }
414 return;
415error:
416 printk(KERN_WARNING PFX "PHY: cannot reset MII transceiver isolate bit.\n");
417}
418#else
419static inline void b44_wap54g10_workaround(struct b44 *bp)
420{
421}
422#endif
423
1da177e4
LT		 424static int b44_setup_phy(struct b44 *bp)
425{
426 u32 val;
427 int err;
428
753f4920
MB		 429 b44_wap54g10_workaround(bp);
430
431 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
432 return 0;
1da177e4
LT		 433 if ((err = b44_readphy(bp, B44_MII_ALEDCTRL, &val)) != 0)
434 goto out;
435 if ((err = b44_writephy(bp, B44_MII_ALEDCTRL,
436 val & MII_ALEDCTRL_ALLMSK)) != 0)
437 goto out;
438 if ((err = b44_readphy(bp, B44_MII_TLEDCTRL, &val)) != 0)
439 goto out;
440 if ((err = b44_writephy(bp, B44_MII_TLEDCTRL,
441 val | MII_TLEDCTRL_ENABLE)) != 0)
442 goto out;
443
444 if (!(bp->flags & B44_FLAG_FORCE_LINK)) {
445 u32 adv = ADVERTISE_CSMA;
446
447 if (bp->flags & B44_FLAG_ADV_10HALF)
448 adv |= ADVERTISE_10HALF;
449 if (bp->flags & B44_FLAG_ADV_10FULL)
450 adv |= ADVERTISE_10FULL;
451 if (bp->flags & B44_FLAG_ADV_100HALF)
452 adv |= ADVERTISE_100HALF;
453 if (bp->flags & B44_FLAG_ADV_100FULL)
454 adv |= ADVERTISE_100FULL;
455
456 if (bp->flags & B44_FLAG_PAUSE_AUTO)
457 adv |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
458
459 if ((err = b44_writephy(bp, MII_ADVERTISE, adv)) != 0)
460 goto out;
461 if ((err = b44_writephy(bp, MII_BMCR, (BMCR_ANENABLE |
462 BMCR_ANRESTART))) != 0)
463 goto out;
464 } else {
465 u32 bmcr;
466
467 if ((err = b44_readphy(bp, MII_BMCR, &bmcr)) != 0)
468 goto out;
469 bmcr &= ~(BMCR_FULLDPLX | BMCR_ANENABLE | BMCR_SPEED100);
470 if (bp->flags & B44_FLAG_100_BASE_T)
471 bmcr |= BMCR_SPEED100;
472 if (bp->flags & B44_FLAG_FULL_DUPLEX)
473 bmcr |= BMCR_FULLDPLX;
474 if ((err = b44_writephy(bp, MII_BMCR, bmcr)) != 0)
475 goto out;
476
477 /* Since we will not be negotiating there is no safe way
478 * to determine if the link partner supports flow control
479 * or not. So just disable it completely in this case.
480 */
481 b44_set_flow_ctrl(bp, 0, 0);
482 }
483
484out:
485 return err;
486}
487
488static void b44_stats_update(struct b44 *bp)
489{
490 unsigned long reg;
491 u32 *val;
492
493 val = &bp->hw_stats.tx_good_octets;
494 for (reg = B44_TX_GOOD_O; reg <= B44_TX_PAUSE; reg += 4UL) {
495 *val++ += br32(bp, reg);
496 }
3353930d
FR		 497
498 /* Pad */
499 reg += 8*4UL;
500
1da177e4
LT		 501 for (reg = B44_RX_GOOD_O; reg <= B44_RX_NPAUSE; reg += 4UL) {
502 *val++ += br32(bp, reg);
503 }
504}
505
506static void b44_link_report(struct b44 *bp)
507{
508 if (!netif_carrier_ok(bp->dev)) {
509 printk(KERN_INFO PFX "%s: Link is down.\n", bp->dev->name);
510 } else {
511 printk(KERN_INFO PFX "%s: Link is up at %d Mbps, %s duplex.\n",
512 bp->dev->name,
513 (bp->flags & B44_FLAG_100_BASE_T) ? 100 : 10,
514 (bp->flags & B44_FLAG_FULL_DUPLEX) ? "full" : "half");
515
516 printk(KERN_INFO PFX "%s: Flow control is %s for TX and "
517 "%s for RX.\n",
518 bp->dev->name,
519 (bp->flags & B44_FLAG_TX_PAUSE) ? "on" : "off",
520 (bp->flags & B44_FLAG_RX_PAUSE) ? "on" : "off");
521 }
522}
523
524static void b44_check_phy(struct b44 *bp)
525{
526 u32 bmsr, aux;
527
753f4920
MB		 528 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY) {
529 bp->flags |= B44_FLAG_100_BASE_T;
530 bp->flags |= B44_FLAG_FULL_DUPLEX;
531 if (!netif_carrier_ok(bp->dev)) {
532 u32 val = br32(bp, B44_TX_CTRL);
533 val |= TX_CTRL_DUPLEX;
534 bw32(bp, B44_TX_CTRL, val);
535 netif_carrier_on(bp->dev);
536 b44_link_report(bp);
537 }
538 return;
539 }
540
1da177e4
LT		 541 if (!b44_readphy(bp, MII_BMSR, &bmsr) &&
542 !b44_readphy(bp, B44_MII_AUXCTRL, &aux) &&
543 (bmsr != 0xffff)) {
544 if (aux & MII_AUXCTRL_SPEED)
545 bp->flags |= B44_FLAG_100_BASE_T;
546 else
547 bp->flags &= ~B44_FLAG_100_BASE_T;
548 if (aux & MII_AUXCTRL_DUPLEX)
549 bp->flags |= B44_FLAG_FULL_DUPLEX;
550 else
551 bp->flags &= ~B44_FLAG_FULL_DUPLEX;
552
553 if (!netif_carrier_ok(bp->dev) &&
554 (bmsr & BMSR_LSTATUS)) {
555 u32 val = br32(bp, B44_TX_CTRL);
556 u32 local_adv, remote_adv;
557
558 if (bp->flags & B44_FLAG_FULL_DUPLEX)
559 val |= TX_CTRL_DUPLEX;
560 else
561 val &= ~TX_CTRL_DUPLEX;
562 bw32(bp, B44_TX_CTRL, val);
563
564 if (!(bp->flags & B44_FLAG_FORCE_LINK) &&
565 !b44_readphy(bp, MII_ADVERTISE, &local_adv) &&
566 !b44_readphy(bp, MII_LPA, &remote_adv))
567 b44_set_flow_ctrl(bp, local_adv, remote_adv);
568
569 /* Link now up */
570 netif_carrier_on(bp->dev);
571 b44_link_report(bp);
572 } else if (netif_carrier_ok(bp->dev) && !(bmsr & BMSR_LSTATUS)) {
573 /* Link now down */
574 netif_carrier_off(bp->dev);
575 b44_link_report(bp);
576 }
577
578 if (bmsr & BMSR_RFAULT)
579 printk(KERN_WARNING PFX "%s: Remote fault detected in PHY\n",
580 bp->dev->name);
581 if (bmsr & BMSR_JCD)
582 printk(KERN_WARNING PFX "%s: Jabber detected in PHY\n",
583 bp->dev->name);
584 }
585}
586
587static void b44_timer(unsigned long __opaque)
588{
589 struct b44 *bp = (struct b44 *) __opaque;
590
591 spin_lock_irq(&bp->lock);
592
593 b44_check_phy(bp);
594
595 b44_stats_update(bp);
596
597 spin_unlock_irq(&bp->lock);
598
a72a8179 599 mod_timer(&bp->timer, round_jiffies(jiffies + HZ));
1da177e4
LT		 600}
601
602static void b44_tx(struct b44 *bp)
603{
604 u32 cur, cons;
605
606 cur = br32(bp, B44_DMATX_STAT) & DMATX_STAT_CDMASK;
607 cur /= sizeof(struct dma_desc);
608
609 /* XXX needs updating when NETIF_F_SG is supported */
610 for (cons = bp->tx_cons; cons != cur; cons = NEXT_TX(cons)) {
611 struct ring_info *rp = &bp->tx_buffers[cons];
612 struct sk_buff *skb = rp->skb;
613
5d9428de 614 BUG_ON(skb == NULL);
1da177e4 615
f225763a
MB		 616 ssb_dma_unmap_single(bp->sdev,
617 rp->mapping,
618 skb->len,
619 DMA_TO_DEVICE);
1da177e4
LT		 620 rp->skb = NULL;
621 dev_kfree_skb_irq(skb);
622 }
623
624 bp->tx_cons = cons;
625 if (netif_queue_stopped(bp->dev) &&
626 TX_BUFFS_AVAIL(bp) > B44_TX_WAKEUP_THRESH)
627 netif_wake_queue(bp->dev);
628
629 bw32(bp, B44_GPTIMER, 0);
630}
631
632/* Works like this. This chip writes a 'struct rx_header" 30 bytes
633 * before the DMA address you give it. So we allocate 30 more bytes
634 * for the RX buffer, DMA map all of it, skb_reserve the 30 bytes, then
635 * point the chip at 30 bytes past where the rx_header will go.
636 */
637static int b44_alloc_rx_skb(struct b44 *bp, int src_idx, u32 dest_idx_unmasked)
638{
639 struct dma_desc *dp;
640 struct ring_info *src_map, *map;
641 struct rx_header *rh;
642 struct sk_buff *skb;
643 dma_addr_t mapping;
644 int dest_idx;
645 u32 ctrl;
646
647 src_map = NULL;
648 if (src_idx >= 0)
649 src_map = &bp->rx_buffers[src_idx];
650 dest_idx = dest_idx_unmasked & (B44_RX_RING_SIZE - 1);
651 map = &bp->rx_buffers[dest_idx];
bf0dcbd9 652 skb = netdev_alloc_skb(bp->dev, RX_PKT_BUF_SZ);
1da177e4
LT		 653 if (skb == NULL)
654 return -ENOMEM;
655
f225763a
MB		 656 mapping = ssb_dma_map_single(bp->sdev, skb->data,
657 RX_PKT_BUF_SZ,
658 DMA_FROM_DEVICE);
1da177e4
LT		 659
660 /* Hardware bug work-around, the chip is unable to do PCI DMA
661 to/from anything above 1GB :-( */
f225763a 662 if (ssb_dma_mapping_error(bp->sdev, mapping) ||
28b76796 663 mapping + RX_PKT_BUF_SZ > DMA_BIT_MASK(30)) {
1da177e4 664 /* Sigh... */
f225763a
MB		 665 if (!ssb_dma_mapping_error(bp->sdev, mapping))
666 ssb_dma_unmap_single(bp->sdev, mapping,
667 RX_PKT_BUF_SZ, DMA_FROM_DEVICE);
1da177e4 668 dev_kfree_skb_any(skb);
bf0dcbd9 669 skb = __netdev_alloc_skb(bp->dev, RX_PKT_BUF_SZ, GFP_ATOMIC|GFP_DMA);
1da177e4
LT		 670 if (skb == NULL)
671 return -ENOMEM;
f225763a
MB		 672 mapping = ssb_dma_map_single(bp->sdev, skb->data,
673 RX_PKT_BUF_SZ,
674 DMA_FROM_DEVICE);
675 if (ssb_dma_mapping_error(bp->sdev, mapping) ||
28b76796 676 mapping + RX_PKT_BUF_SZ > DMA_BIT_MASK(30)) {
f225763a
MB		 677 if (!ssb_dma_mapping_error(bp->sdev, mapping))
678 ssb_dma_unmap_single(bp->sdev, mapping, RX_PKT_BUF_SZ,DMA_FROM_DEVICE);
1da177e4
LT		 679 dev_kfree_skb_any(skb);
680 return -ENOMEM;
681 }
a58c891a 682 bp->force_copybreak = 1;
1da177e4
LT		 683 }
684
72f4861e 685 rh = (struct rx_header *) skb->data;
1da177e4 686
1da177e4
LT		 687 rh->len = 0;
688 rh->flags = 0;
689
690 map->skb = skb;
753f4920 691 map->mapping = mapping;
1da177e4
LT		 692
693 if (src_map != NULL)
694 src_map->skb = NULL;
695
4ca85795 696 ctrl = (DESC_CTRL_LEN & RX_PKT_BUF_SZ);
1da177e4
LT		 697 if (dest_idx == (B44_RX_RING_SIZE - 1))
698 ctrl |= DESC_CTRL_EOT;
699
700 dp = &bp->rx_ring[dest_idx];
701 dp->ctrl = cpu_to_le32(ctrl);
4ca85795 702 dp->addr = cpu_to_le32((u32) mapping + bp->dma_offset);
1da177e4 703
9f38c636 704 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920 705 b44_sync_dma_desc_for_device(bp->sdev, bp->rx_ring_dma,
5d4d9e8a 706 dest_idx * sizeof(*dp),
753f4920 707 DMA_BIDIRECTIONAL);
9f38c636 708
1da177e4
LT		 709 return RX_PKT_BUF_SZ;
710}
711
712static void b44_recycle_rx(struct b44 *bp, int src_idx, u32 dest_idx_unmasked)
713{
714 struct dma_desc *src_desc, *dest_desc;
715 struct ring_info *src_map, *dest_map;
716 struct rx_header *rh;
717 int dest_idx;
a7bed27d 718 __le32 ctrl;
1da177e4
LT		 719
720 dest_idx = dest_idx_unmasked & (B44_RX_RING_SIZE - 1);
721 dest_desc = &bp->rx_ring[dest_idx];
722 dest_map = &bp->rx_buffers[dest_idx];
723 src_desc = &bp->rx_ring[src_idx];
724 src_map = &bp->rx_buffers[src_idx];
725
726 dest_map->skb = src_map->skb;
727 rh = (struct rx_header *) src_map->skb->data;
728 rh->len = 0;
729 rh->flags = 0;
753f4920 730 dest_map->mapping = src_map->mapping;
1da177e4 731
9f38c636 732 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920 733 b44_sync_dma_desc_for_cpu(bp->sdev, bp->rx_ring_dma,
5d4d9e8a 734 src_idx * sizeof(*src_desc),
753f4920 735 DMA_BIDIRECTIONAL);
9f38c636 736
1da177e4
LT		 737 ctrl = src_desc->ctrl;
738 if (dest_idx == (B44_RX_RING_SIZE - 1))
739 ctrl |= cpu_to_le32(DESC_CTRL_EOT);
740 else
741 ctrl &= cpu_to_le32(~DESC_CTRL_EOT);
742
743 dest_desc->ctrl = ctrl;
744 dest_desc->addr = src_desc->addr;
9f38c636 745
1da177e4
LT		 746 src_map->skb = NULL;
747
9f38c636 748 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920 749 b44_sync_dma_desc_for_device(bp->sdev, bp->rx_ring_dma,
5d4d9e8a 750 dest_idx * sizeof(*dest_desc),
753f4920 751 DMA_BIDIRECTIONAL);
9f38c636 752
37efa239 753 ssb_dma_sync_single_for_device(bp->sdev, dest_map->mapping,
f225763a
MB		 754 RX_PKT_BUF_SZ,
755 DMA_FROM_DEVICE);
1da177e4
LT		 756}
757
758static int b44_rx(struct b44 *bp, int budget)
759{
760 int received;
761 u32 cons, prod;
762
763 received = 0;
764 prod = br32(bp, B44_DMARX_STAT) & DMARX_STAT_CDMASK;
765 prod /= sizeof(struct dma_desc);
766 cons = bp->rx_cons;
767
768 while (cons != prod && budget > 0) {
769 struct ring_info *rp = &bp->rx_buffers[cons];
770 struct sk_buff *skb = rp->skb;
753f4920 771 dma_addr_t map = rp->mapping;
1da177e4
LT		 772 struct rx_header *rh;
773 u16 len;
774
f225763a 775 ssb_dma_sync_single_for_cpu(bp->sdev, map,
1da177e4 776 RX_PKT_BUF_SZ,
753f4920 777 DMA_FROM_DEVICE);
1da177e4 778 rh = (struct rx_header *) skb->data;
a7bed27d 779 len = le16_to_cpu(rh->len);
72f4861e 780 if ((len > (RX_PKT_BUF_SZ - RX_PKT_OFFSET)) ||
1da177e4
LT		 781 (rh->flags & cpu_to_le16(RX_FLAG_ERRORS))) {
782 drop_it:
783 b44_recycle_rx(bp, cons, bp->rx_prod);
784 drop_it_no_recycle:
553e2335 785 bp->dev->stats.rx_dropped++;
1da177e4
LT		 786 goto next_pkt;
787 }
788
789 if (len == 0) {
790 int i = 0;
791
792 do {
793 udelay(2);
794 barrier();
a7bed27d 795 len = le16_to_cpu(rh->len);
1da177e4
LT		 796 } while (len == 0 && i++ < 5);
797 if (len == 0)
798 goto drop_it;
799 }
800
801 /* Omit CRC. */
802 len -= 4;
803
a58c891a 804 if (!bp->force_copybreak && len > RX_COPY_THRESHOLD) {
1da177e4
LT		 805 int skb_size;
806 skb_size = b44_alloc_rx_skb(bp, cons, bp->rx_prod);
807 if (skb_size < 0)
808 goto drop_it;
f225763a
MB		 809 ssb_dma_unmap_single(bp->sdev, map,
810 skb_size, DMA_FROM_DEVICE);
1da177e4 811 /* Leave out rx_header */
4ca85795
FF		 812 skb_put(skb, len + RX_PKT_OFFSET);
813 skb_pull(skb, RX_PKT_OFFSET);
1da177e4
LT		 814 } else {
815 struct sk_buff *copy_skb;
816
817 b44_recycle_rx(bp, cons, bp->rx_prod);
818 copy_skb = dev_alloc_skb(len + 2);
819 if (copy_skb == NULL)
820 goto drop_it_no_recycle;
821
1da177e4
LT		 822 skb_reserve(copy_skb, 2);
823 skb_put(copy_skb, len);
824 /* DMA sync done above, copy just the actual packet */
72f4861e 825 skb_copy_from_linear_data_offset(skb, RX_PKT_OFFSET,
d626f62b 826 copy_skb->data, len);
1da177e4
LT		 827 skb = copy_skb;
828 }
829 skb->ip_summed = CHECKSUM_NONE;
830 skb->protocol = eth_type_trans(skb, bp->dev);
831 netif_receive_skb(skb);
1da177e4
LT		 832 received++;
833 budget--;
834 next_pkt:
835 bp->rx_prod = (bp->rx_prod + 1) &
836 (B44_RX_RING_SIZE - 1);
837 cons = (cons + 1) & (B44_RX_RING_SIZE - 1);
838 }
839
840 bp->rx_cons = cons;
841 bw32(bp, B44_DMARX_PTR, cons * sizeof(struct dma_desc));
842
843 return received;
844}
845
bea3348e 846static int b44_poll(struct napi_struct *napi, int budget)
1da177e4 847{
bea3348e 848 struct b44 *bp = container_of(napi, struct b44, napi);
bea3348e 849 int work_done;
1da177e4
LT		 850
851 spin_lock_irq(&bp->lock);
852
853 if (bp->istat & (ISTAT_TX | ISTAT_TO)) {
854 /* spin_lock(&bp->tx_lock); */
855 b44_tx(bp);
856 /* spin_unlock(&bp->tx_lock); */
857 }
858 spin_unlock_irq(&bp->lock);
859
bea3348e
SH		 860 work_done = 0;
861 if (bp->istat & ISTAT_RX)
862 work_done += b44_rx(bp, budget);
1da177e4
LT		 863
864 if (bp->istat & ISTAT_ERRORS) {
d15e9c4d
FR		 865 unsigned long flags;
866
867 spin_lock_irqsave(&bp->lock, flags);
1da177e4
LT		 868 b44_halt(bp);
869 b44_init_rings(bp);
5fc7d61a 870 b44_init_hw(bp, B44_FULL_RESET_SKIP_PHY);
1da177e4 871 netif_wake_queue(bp->dev);
d15e9c4d 872 spin_unlock_irqrestore(&bp->lock, flags);
bea3348e 873 work_done = 0;
1da177e4
LT		 874 }
875
bea3348e 876 if (work_done < budget) {
288379f0 877 napi_complete(napi);
1da177e4
LT		 878 b44_enable_ints(bp);
879 }
880
bea3348e 881 return work_done;
1da177e4
LT		 882}
883
7d12e780 884static irqreturn_t b44_interrupt(int irq, void *dev_id)
1da177e4
LT		 885{
886 struct net_device *dev = dev_id;
887 struct b44 *bp = netdev_priv(dev);
1da177e4
LT		 888 u32 istat, imask;
889 int handled = 0;
890
65b984f2 891 spin_lock(&bp->lock);
1da177e4
LT		 892
893 istat = br32(bp, B44_ISTAT);
894 imask = br32(bp, B44_IMASK);
895
e78181fe
JB		 896 /* The interrupt mask register controls which interrupt bits
897 * will actually raise an interrupt to the CPU when set by hw/firmware,
898 * but doesn't mask off the bits.
1da177e4
LT		 899 */
900 istat &= imask;
901 if (istat) {
902 handled = 1;
ba5eec9c
FR		 903
904 if (unlikely(!netif_running(dev))) {
905 printk(KERN_INFO "%s: late interrupt.\n", dev->name);
906 goto irq_ack;
907 }
908
288379f0 909 if (napi_schedule_prep(&bp->napi)) {
1da177e4
LT		 910 /* NOTE: These writes are posted by the readback of
911 * the ISTAT register below.
912 */
913 bp->istat = istat;
914 __b44_disable_ints(bp);
288379f0 915 __napi_schedule(&bp->napi);
1da177e4
LT		 916 } else {
917 printk(KERN_ERR PFX "%s: Error, poll already scheduled\n",
918 dev->name);
919 }
920
ba5eec9c 921irq_ack:
1da177e4
LT		 922 bw32(bp, B44_ISTAT, istat);
923 br32(bp, B44_ISTAT);
924 }
65b984f2 925 spin_unlock(&bp->lock);
1da177e4
LT		 926 return IRQ_RETVAL(handled);
927}
928
929static void b44_tx_timeout(struct net_device *dev)
930{
931 struct b44 *bp = netdev_priv(dev);
932
933 printk(KERN_ERR PFX "%s: transmit timed out, resetting\n",
934 dev->name);
935
936 spin_lock_irq(&bp->lock);
937
938 b44_halt(bp);
939 b44_init_rings(bp);
5fc7d61a 940 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 941
942 spin_unlock_irq(&bp->lock);
943
944 b44_enable_ints(bp);
945
946 netif_wake_queue(dev);
947}
948
61357325 949static netdev_tx_t b44_start_xmit(struct sk_buff *skb, struct net_device *dev)
1da177e4
LT		 950{
951 struct b44 *bp = netdev_priv(dev);
c7193693 952 int rc = NETDEV_TX_OK;
1da177e4
LT		 953 dma_addr_t mapping;
954 u32 len, entry, ctrl;
22580f89 955 unsigned long flags;
1da177e4
LT		 956
957 len = skb->len;
22580f89 958 spin_lock_irqsave(&bp->lock, flags);
1da177e4
LT		 959
960 /* This is a hard error, log it. */
961 if (unlikely(TX_BUFFS_AVAIL(bp) < 1)) {
962 netif_stop_queue(dev);
1da177e4
LT		 963 printk(KERN_ERR PFX "%s: BUG! Tx Ring full when queue awake!\n",
964 dev->name);
c7193693 965 goto err_out;
1da177e4
LT		 966 }
967
f225763a 968 mapping = ssb_dma_map_single(bp->sdev, skb->data, len, DMA_TO_DEVICE);
28b76796 969 if (ssb_dma_mapping_error(bp->sdev, mapping) || mapping + len > DMA_BIT_MASK(30)) {
f65a7177
SH		 970 struct sk_buff *bounce_skb;
971
1da177e4 972 /* Chip can't handle DMA to/from >1GB, use bounce buffer */
f225763a
MB		 973 if (!ssb_dma_mapping_error(bp->sdev, mapping))
974 ssb_dma_unmap_single(bp->sdev, mapping, len,
975 DMA_TO_DEVICE);
1da177e4 976
9034f77b 977 bounce_skb = __netdev_alloc_skb(dev, len, GFP_ATOMIC | GFP_DMA);
1da177e4 978 if (!bounce_skb)
c7193693 979 goto err_out;
1da177e4 980
f225763a
MB		 981 mapping = ssb_dma_map_single(bp->sdev, bounce_skb->data,
982 len, DMA_TO_DEVICE);
28b76796 983 if (ssb_dma_mapping_error(bp->sdev, mapping) || mapping + len > DMA_BIT_MASK(30)) {
f225763a
MB		 984 if (!ssb_dma_mapping_error(bp->sdev, mapping))
985 ssb_dma_unmap_single(bp->sdev, mapping,
986 len, DMA_TO_DEVICE);
1da177e4 987 dev_kfree_skb_any(bounce_skb);
c7193693 988 goto err_out;
1da177e4
LT		 989 }
990
f65a7177 991 skb_copy_from_linear_data(skb, skb_put(bounce_skb, len), len);
1da177e4
LT		 992 dev_kfree_skb_any(skb);
993 skb = bounce_skb;
994 }
995
996 entry = bp->tx_prod;
997 bp->tx_buffers[entry].skb = skb;
753f4920 998 bp->tx_buffers[entry].mapping = mapping;
1da177e4
LT		 999
1000 ctrl = (len & DESC_CTRL_LEN);
1001 ctrl |= DESC_CTRL_IOC | DESC_CTRL_SOF | DESC_CTRL_EOF;
1002 if (entry == (B44_TX_RING_SIZE - 1))
1003 ctrl |= DESC_CTRL_EOT;
1004
1005 bp->tx_ring[entry].ctrl = cpu_to_le32(ctrl);
1006 bp->tx_ring[entry].addr = cpu_to_le32((u32) mapping+bp->dma_offset);
1007
9f38c636 1008 if (bp->flags & B44_FLAG_TX_RING_HACK)
753f4920
MB		 1009 b44_sync_dma_desc_for_device(bp->sdev, bp->tx_ring_dma,
1010 entry * sizeof(bp->tx_ring[0]),
1011 DMA_TO_DEVICE);
9f38c636 1012
1da177e4
LT		 1013 entry = NEXT_TX(entry);
1014
1015 bp->tx_prod = entry;
1016
1017 wmb();
1018
1019 bw32(bp, B44_DMATX_PTR, entry * sizeof(struct dma_desc));
1020 if (bp->flags & B44_FLAG_BUGGY_TXPTR)
1021 bw32(bp, B44_DMATX_PTR, entry * sizeof(struct dma_desc));
1022 if (bp->flags & B44_FLAG_REORDER_BUG)
1023 br32(bp, B44_DMATX_PTR);
1024
1025 if (TX_BUFFS_AVAIL(bp) < 1)
1026 netif_stop_queue(dev);
1027
c7193693
FR		 1028 dev->trans_start = jiffies;
1029
1030out_unlock:
22580f89 1031 spin_unlock_irqrestore(&bp->lock, flags);
1da177e4 1032
c7193693 1033 return rc;
1da177e4 1034
c7193693
FR		 1035err_out:
1036 rc = NETDEV_TX_BUSY;
1037 goto out_unlock;
1da177e4
LT		 1038}
1039
1040static int b44_change_mtu(struct net_device *dev, int new_mtu)
1041{
1042 struct b44 *bp = netdev_priv(dev);
1043
1044 if (new_mtu < B44_MIN_MTU || new_mtu > B44_MAX_MTU)
1045 return -EINVAL;
1046
1047 if (!netif_running(dev)) {
1048 /* We'll just catch it later when the
1049 * device is up'd.
1050 */
1051 dev->mtu = new_mtu;
1052 return 0;
1053 }
1054
1055 spin_lock_irq(&bp->lock);
1056 b44_halt(bp);
1057 dev->mtu = new_mtu;
1058 b44_init_rings(bp);
5fc7d61a 1059 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 1060 spin_unlock_irq(&bp->lock);
1061
1062 b44_enable_ints(bp);
10badc21 1063
1da177e4
LT		 1064 return 0;
1065}
1066
1067/* Free up pending packets in all rx/tx rings.
1068 *
1069 * The chip has been shut down and the driver detached from
1070 * the networking, so no interrupts or new tx packets will
1071 * end up in the driver. bp->lock is not held and we are not
1072 * in an interrupt context and thus may sleep.
1073 */
1074static void b44_free_rings(struct b44 *bp)
1075{
1076 struct ring_info *rp;
1077 int i;
1078
1079 for (i = 0; i < B44_RX_RING_SIZE; i++) {
1080 rp = &bp->rx_buffers[i];
1081
1082 if (rp->skb == NULL)
1083 continue;
f225763a
MB		 1084 ssb_dma_unmap_single(bp->sdev, rp->mapping, RX_PKT_BUF_SZ,
1085 DMA_FROM_DEVICE);
1da177e4
LT		 1086 dev_kfree_skb_any(rp->skb);
1087 rp->skb = NULL;
1088 }
1089
1090 /* XXX needs changes once NETIF_F_SG is set... */
1091 for (i = 0; i < B44_TX_RING_SIZE; i++) {
1092 rp = &bp->tx_buffers[i];
1093
1094 if (rp->skb == NULL)
1095 continue;
f225763a
MB		 1096 ssb_dma_unmap_single(bp->sdev, rp->mapping, rp->skb->len,
1097 DMA_TO_DEVICE);
1da177e4
LT		 1098 dev_kfree_skb_any(rp->skb);
1099 rp->skb = NULL;
1100 }
1101}
1102
1103/* Initialize tx/rx rings for packet processing.
1104 *
1105 * The chip has been shut down and the driver detached from
1106 * the networking, so no interrupts or new tx packets will
874a6214 1107 * end up in the driver.
1da177e4
LT		 1108 */
1109static void b44_init_rings(struct b44 *bp)
1110{
1111 int i;
1112
1113 b44_free_rings(bp);
1114
1115 memset(bp->rx_ring, 0, B44_RX_RING_BYTES);
1116 memset(bp->tx_ring, 0, B44_TX_RING_BYTES);
1117
9f38c636 1118 if (bp->flags & B44_FLAG_RX_RING_HACK)
f225763a
MB		 1119 ssb_dma_sync_single_for_device(bp->sdev, bp->rx_ring_dma,
1120 DMA_TABLE_BYTES,
1121 DMA_BIDIRECTIONAL);
9f38c636
JL		 1122
1123 if (bp->flags & B44_FLAG_TX_RING_HACK)
f225763a
MB		 1124 ssb_dma_sync_single_for_device(bp->sdev, bp->tx_ring_dma,
1125 DMA_TABLE_BYTES,
1126 DMA_TO_DEVICE);
9f38c636 1127
1da177e4
LT		 1128 for (i = 0; i < bp->rx_pending; i++) {
1129 if (b44_alloc_rx_skb(bp, -1, i) < 0)
1130 break;
1131 }
1132}
1133
1134/*
1135 * Must not be invoked with interrupt sources disabled and
1136 * the hardware shutdown down.
1137 */
1138static void b44_free_consistent(struct b44 *bp)
1139{
b4558ea9
JJ		 1140 kfree(bp->rx_buffers);
1141 bp->rx_buffers = NULL;
1142 kfree(bp->tx_buffers);
1143 bp->tx_buffers = NULL;
1da177e4 1144 if (bp->rx_ring) {
9f38c636 1145 if (bp->flags & B44_FLAG_RX_RING_HACK) {
f225763a
MB		 1146 ssb_dma_unmap_single(bp->sdev, bp->rx_ring_dma,
1147 DMA_TABLE_BYTES,
1148 DMA_BIDIRECTIONAL);
9f38c636
JL		 1149 kfree(bp->rx_ring);
1150 } else
f225763a
MB		 1151 ssb_dma_free_consistent(bp->sdev, DMA_TABLE_BYTES,
1152 bp->rx_ring, bp->rx_ring_dma,
1153 GFP_KERNEL);
1da177e4 1154 bp->rx_ring = NULL;
9f38c636 1155 bp->flags &= ~B44_FLAG_RX_RING_HACK;
1da177e4
LT		 1156 }
1157 if (bp->tx_ring) {
9f38c636 1158 if (bp->flags & B44_FLAG_TX_RING_HACK) {
f225763a
MB		 1159 ssb_dma_unmap_single(bp->sdev, bp->tx_ring_dma,
1160 DMA_TABLE_BYTES,
1161 DMA_TO_DEVICE);
9f38c636
JL		 1162 kfree(bp->tx_ring);
1163 } else
f225763a
MB		 1164 ssb_dma_free_consistent(bp->sdev, DMA_TABLE_BYTES,
1165 bp->tx_ring, bp->tx_ring_dma,
1166 GFP_KERNEL);
1da177e4 1167 bp->tx_ring = NULL;
9f38c636 1168 bp->flags &= ~B44_FLAG_TX_RING_HACK;
1da177e4
LT		 1169 }
1170}
1171
1172/*
1173 * Must not be invoked with interrupt sources disabled and
1174 * the hardware shutdown down. Can sleep.
1175 */
753f4920 1176static int b44_alloc_consistent(struct b44 *bp, gfp_t gfp)
1da177e4
LT		 1177{
1178 int size;
1179
1180 size = B44_RX_RING_SIZE * sizeof(struct ring_info);
753f4920 1181 bp->rx_buffers = kzalloc(size, gfp);
1da177e4
LT		 1182 if (!bp->rx_buffers)
1183 goto out_err;
1da177e4
LT		 1184
1185 size = B44_TX_RING_SIZE * sizeof(struct ring_info);
753f4920 1186 bp->tx_buffers = kzalloc(size, gfp);
1da177e4
LT		 1187 if (!bp->tx_buffers)
1188 goto out_err;
1da177e4
LT		 1189
1190 size = DMA_TABLE_BYTES;
f225763a 1191 bp->rx_ring = ssb_dma_alloc_consistent(bp->sdev, size, &bp->rx_ring_dma, gfp);
9f38c636
JL		 1192 if (!bp->rx_ring) {
1193 /* Allocation may have failed due to pci_alloc_consistent
1194 insisting on use of GFP_DMA, which is more restrictive
1195 than necessary... */
1196 struct dma_desc *rx_ring;
1197 dma_addr_t rx_ring_dma;
1198
753f4920 1199 rx_ring = kzalloc(size, gfp);
874a6214 1200 if (!rx_ring)
9f38c636
JL		 1201 goto out_err;
1202
f225763a
MB		 1203 rx_ring_dma = ssb_dma_map_single(bp->sdev, rx_ring,
1204 DMA_TABLE_BYTES,
1205 DMA_BIDIRECTIONAL);
9f38c636 1206
f225763a 1207 if (ssb_dma_mapping_error(bp->sdev, rx_ring_dma) ||
28b76796 1208 rx_ring_dma + size > DMA_BIT_MASK(30)) {
9f38c636
JL		 1209 kfree(rx_ring);
1210 goto out_err;
1211 }
1212
1213 bp->rx_ring = rx_ring;
1214 bp->rx_ring_dma = rx_ring_dma;
1215 bp->flags |= B44_FLAG_RX_RING_HACK;
1216 }
1da177e4 1217
f225763a 1218 bp->tx_ring = ssb_dma_alloc_consistent(bp->sdev, size, &bp->tx_ring_dma, gfp);
9f38c636 1219 if (!bp->tx_ring) {
f225763a 1220 /* Allocation may have failed due to ssb_dma_alloc_consistent
9f38c636
JL		 1221 insisting on use of GFP_DMA, which is more restrictive
1222 than necessary... */
1223 struct dma_desc *tx_ring;
1224 dma_addr_t tx_ring_dma;
1225
753f4920 1226 tx_ring = kzalloc(size, gfp);
874a6214 1227 if (!tx_ring)
9f38c636
JL		 1228 goto out_err;
1229
f225763a 1230 tx_ring_dma = ssb_dma_map_single(bp->sdev, tx_ring,
753f4920
MB		 1231 DMA_TABLE_BYTES,
1232 DMA_TO_DEVICE);
9f38c636 1233
f225763a 1234 if (ssb_dma_mapping_error(bp->sdev, tx_ring_dma) ||
28b76796 1235 tx_ring_dma + size > DMA_BIT_MASK(30)) {
9f38c636
JL		 1236 kfree(tx_ring);
1237 goto out_err;
1238 }
1239
1240 bp->tx_ring = tx_ring;
1241 bp->tx_ring_dma = tx_ring_dma;
1242 bp->flags |= B44_FLAG_TX_RING_HACK;
1243 }
1da177e4
LT		 1244
1245 return 0;
1246
1247out_err:
1248 b44_free_consistent(bp);
1249 return -ENOMEM;
1250}
1251
1252/* bp->lock is held. */
1253static void b44_clear_stats(struct b44 *bp)
1254{
1255 unsigned long reg;
1256
1257 bw32(bp, B44_MIB_CTRL, MIB_CTRL_CLR_ON_READ);
1258 for (reg = B44_TX_GOOD_O; reg <= B44_TX_PAUSE; reg += 4UL)
1259 br32(bp, reg);
1260 for (reg = B44_RX_GOOD_O; reg <= B44_RX_NPAUSE; reg += 4UL)
1261 br32(bp, reg);
1262}
1263
1264/* bp->lock is held. */
fedb0eef 1265static void b44_chip_reset(struct b44 *bp, int reset_kind)
1da177e4 1266{
753f4920 1267 struct ssb_device *sdev = bp->sdev;
f8af11af 1268 bool was_enabled;
753f4920 1269
f8af11af
MB		 1270 was_enabled = ssb_device_is_enabled(bp->sdev);
1271
1272 ssb_device_enable(bp->sdev, 0);
1273 ssb_pcicore_dev_irqvecs_enable(&sdev->bus->pcicore, sdev);
1274
1275 if (was_enabled) {
1da177e4
LT		 1276 bw32(bp, B44_RCV_LAZY, 0);
1277 bw32(bp, B44_ENET_CTRL, ENET_CTRL_DISABLE);
40ee8c76 1278 b44_wait_bit(bp, B44_ENET_CTRL, ENET_CTRL_DISABLE, 200, 1);
1da177e4
LT		 1279 bw32(bp, B44_DMATX_CTRL, 0);
1280 bp->tx_prod = bp->tx_cons = 0;
1281 if (br32(bp, B44_DMARX_STAT) & DMARX_STAT_EMASK) {
1282 b44_wait_bit(bp, B44_DMARX_STAT, DMARX_STAT_SIDLE,
1283 100, 0);
1284 }
1285 bw32(bp, B44_DMARX_CTRL, 0);
1286 bp->rx_prod = bp->rx_cons = 0;
f8af11af 1287 }
1da177e4
LT		 1288
1289 b44_clear_stats(bp);
1290
fedb0eef
MB		 1291 /*
1292 * Don't enable PHY if we are doing a partial reset
1293 * we are probably going to power down
1294 */
1295 if (reset_kind == B44_CHIP_RESET_PARTIAL)
1296 return;
1297
753f4920
MB		 1298 switch (sdev->bus->bustype) {
1299 case SSB_BUSTYPE_SSB:
1300 bw32(bp, B44_MDIO_CTRL, (MDIO_CTRL_PREAMBLE |
39506a55
JL		 1301 (DIV_ROUND_CLOSEST(ssb_clockspeed(sdev->bus),
1302 B44_MDC_RATIO)
753f4920
MB		 1303 & MDIO_CTRL_MAXF_MASK)));
1304 break;
1305 case SSB_BUSTYPE_PCI:
753f4920
MB		 1306 bw32(bp, B44_MDIO_CTRL, (MDIO_CTRL_PREAMBLE |
1307 (0x0d & MDIO_CTRL_MAXF_MASK)));
1308 break;
98a1e2a9
MB		 1309 case SSB_BUSTYPE_PCMCIA:
1310 case SSB_BUSTYPE_SDIO:
1311 WARN_ON(1); /* A device with this bus does not exist. */
1312 break;
753f4920
MB		 1313 }
1314
1da177e4
LT		 1315 br32(bp, B44_MDIO_CTRL);
1316
1317 if (!(br32(bp, B44_DEVCTRL) & DEVCTRL_IPP)) {
1318 bw32(bp, B44_ENET_CTRL, ENET_CTRL_EPSEL);
1319 br32(bp, B44_ENET_CTRL);
1320 bp->flags &= ~B44_FLAG_INTERNAL_PHY;
1321 } else {
1322 u32 val = br32(bp, B44_DEVCTRL);
1323
1324 if (val & DEVCTRL_EPR) {
1325 bw32(bp, B44_DEVCTRL, (val & ~DEVCTRL_EPR));
1326 br32(bp, B44_DEVCTRL);
1327 udelay(100);
1328 }
1329 bp->flags |= B44_FLAG_INTERNAL_PHY;
1330 }
1331}
1332
1333/* bp->lock is held. */
1334static void b44_halt(struct b44 *bp)
1335{
1336 b44_disable_ints(bp);
fedb0eef
MB		 1337 /* reset PHY */
1338 b44_phy_reset(bp);
1339 /* power down PHY */
1340 printk(KERN_INFO PFX "%s: powering down PHY\n", bp->dev->name);
1341 bw32(bp, B44_MAC_CTRL, MAC_CTRL_PHY_PDOWN);
1342 /* now reset the chip, but without enabling the MAC&PHY
1343 * part of it. This has to be done _after_ we shut down the PHY */
1344 b44_chip_reset(bp, B44_CHIP_RESET_PARTIAL);
1da177e4
LT		 1345}
1346
1347/* bp->lock is held. */
1348static void __b44_set_mac_addr(struct b44 *bp)
1349{
1350 bw32(bp, B44_CAM_CTRL, 0);
1351 if (!(bp->dev->flags & IFF_PROMISC)) {
1352 u32 val;
1353
1354 __b44_cam_write(bp, bp->dev->dev_addr, 0);
1355 val = br32(bp, B44_CAM_CTRL);
1356 bw32(bp, B44_CAM_CTRL, val | CAM_CTRL_ENABLE);
1357 }
1358}
1359
1360static int b44_set_mac_addr(struct net_device *dev, void *p)
1361{
1362 struct b44 *bp = netdev_priv(dev);
1363 struct sockaddr *addr = p;
753f4920 1364 u32 val;
1da177e4
LT		 1365
1366 if (netif_running(dev))
1367 return -EBUSY;
1368
391fc09a
GZ		 1369 if (!is_valid_ether_addr(addr->sa_data))
1370 return -EINVAL;
1371
1da177e4
LT		 1372 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
1373
1374 spin_lock_irq(&bp->lock);
753f4920
MB		 1375
1376 val = br32(bp, B44_RXCONFIG);
1377 if (!(val & RXCONFIG_CAM_ABSENT))
1378 __b44_set_mac_addr(bp);
1379
1da177e4
LT		 1380 spin_unlock_irq(&bp->lock);
1381
1382 return 0;
1383}
1384
1385/* Called at device open time to get the chip ready for
1386 * packet processing. Invoked with bp->lock held.
1387 */
1388static void __b44_set_rx_mode(struct net_device *);
5fc7d61a 1389static void b44_init_hw(struct b44 *bp, int reset_kind)
1da177e4
LT		 1390{
1391 u32 val;
1392
fedb0eef 1393 b44_chip_reset(bp, B44_CHIP_RESET_FULL);
5fc7d61a 1394 if (reset_kind == B44_FULL_RESET) {
00e8b3aa
GZ		 1395 b44_phy_reset(bp);
1396 b44_setup_phy(bp);
1397 }
1da177e4
LT		 1398
1399 /* Enable CRC32, set proper LED modes and power on PHY */
1400 bw32(bp, B44_MAC_CTRL, MAC_CTRL_CRC32_ENAB | MAC_CTRL_PHY_LEDCTRL);
1401 bw32(bp, B44_RCV_LAZY, (1 << RCV_LAZY_FC_SHIFT));
1402
1403 /* This sets the MAC address too. */
1404 __b44_set_rx_mode(bp->dev);
1405
1406 /* MTU + eth header + possible VLAN tag + struct rx_header */
1407 bw32(bp, B44_RXMAXLEN, bp->dev->mtu + ETH_HLEN + 8 + RX_HEADER_LEN);
1408 bw32(bp, B44_TXMAXLEN, bp->dev->mtu + ETH_HLEN + 8 + RX_HEADER_LEN);
1409
1410 bw32(bp, B44_TX_WMARK, 56); /* XXX magic */
5fc7d61a
MC		 1411 if (reset_kind == B44_PARTIAL_RESET) {
1412 bw32(bp, B44_DMARX_CTRL, (DMARX_CTRL_ENABLE |
72f4861e 1413 (RX_PKT_OFFSET << DMARX_CTRL_ROSHIFT)));
5fc7d61a 1414 } else {
00e8b3aa
GZ		 1415 bw32(bp, B44_DMATX_CTRL, DMATX_CTRL_ENABLE);
1416 bw32(bp, B44_DMATX_ADDR, bp->tx_ring_dma + bp->dma_offset);
1417 bw32(bp, B44_DMARX_CTRL, (DMARX_CTRL_ENABLE |
72f4861e 1418 (RX_PKT_OFFSET << DMARX_CTRL_ROSHIFT)));
00e8b3aa 1419 bw32(bp, B44_DMARX_ADDR, bp->rx_ring_dma + bp->dma_offset);
1da177e4 1420
00e8b3aa
GZ		 1421 bw32(bp, B44_DMARX_PTR, bp->rx_pending);
1422 bp->rx_prod = bp->rx_pending;
1da177e4 1423
00e8b3aa 1424 bw32(bp, B44_MIB_CTRL, MIB_CTRL_CLR_ON_READ);
00e8b3aa 1425 }
1da177e4
LT		 1426
1427 val = br32(bp, B44_ENET_CTRL);
1428 bw32(bp, B44_ENET_CTRL, (val | ENET_CTRL_ENABLE));
1429}
1430
1431static int b44_open(struct net_device *dev)
1432{
1433 struct b44 *bp = netdev_priv(dev);
1434 int err;
1435
753f4920 1436 err = b44_alloc_consistent(bp, GFP_KERNEL);
1da177e4 1437 if (err)
6c2f4267 1438 goto out;
1da177e4 1439
bea3348e
SH		 1440 napi_enable(&bp->napi);
1441
1da177e4 1442 b44_init_rings(bp);
5fc7d61a 1443 b44_init_hw(bp, B44_FULL_RESET);
1da177e4 1444
e254e9bf
JL		 1445 b44_check_phy(bp);
1446
1fb9df5d 1447 err = request_irq(dev->irq, b44_interrupt, IRQF_SHARED, dev->name, dev);
6c2f4267 1448 if (unlikely(err < 0)) {
bea3348e 1449 napi_disable(&bp->napi);
fedb0eef 1450 b44_chip_reset(bp, B44_CHIP_RESET_PARTIAL);
6c2f4267
FR		 1451 b44_free_rings(bp);
1452 b44_free_consistent(bp);
1453 goto out;
1454 }
1da177e4
LT		 1455
1456 init_timer(&bp->timer);
1457 bp->timer.expires = jiffies + HZ;
1458 bp->timer.data = (unsigned long) bp;
1459 bp->timer.function = b44_timer;
1460 add_timer(&bp->timer);
1461
1462 b44_enable_ints(bp);
d9e2d185 1463 netif_start_queue(dev);
6c2f4267 1464out:
1da177e4
LT		 1465 return err;
1466}
1467
1da177e4
LT		 1468#ifdef CONFIG_NET_POLL_CONTROLLER
1469/*
1470 * Polling receive - used by netconsole and other diagnostic tools
1471 * to allow network i/o with interrupts disabled.
1472 */
1473static void b44_poll_controller(struct net_device *dev)
1474{
1475 disable_irq(dev->irq);
7d12e780 1476 b44_interrupt(dev->irq, dev);
1da177e4
LT		 1477 enable_irq(dev->irq);
1478}
1479#endif
1480
725ad800
GZ		 1481static void bwfilter_table(struct b44 *bp, u8 *pp, u32 bytes, u32 table_offset)
1482{
1483 u32 i;
1484 u32 *pattern = (u32 *) pp;
1485
1486 for (i = 0; i < bytes; i += sizeof(u32)) {
1487 bw32(bp, B44_FILT_ADDR, table_offset + i);
1488 bw32(bp, B44_FILT_DATA, pattern[i / sizeof(u32)]);
1489 }
1490}
1491
1492static int b44_magic_pattern(u8 *macaddr, u8 *ppattern, u8 *pmask, int offset)
1493{
1494 int magicsync = 6;
1495 int k, j, len = offset;
1496 int ethaddr_bytes = ETH_ALEN;
1497
1498 memset(ppattern + offset, 0xff, magicsync);
1499 for (j = 0; j < magicsync; j++)
1500 set_bit(len++, (unsigned long *) pmask);
1501
1502 for (j = 0; j < B44_MAX_PATTERNS; j++) {
1503 if ((B44_PATTERN_SIZE - len) >= ETH_ALEN)
1504 ethaddr_bytes = ETH_ALEN;
1505 else
1506 ethaddr_bytes = B44_PATTERN_SIZE - len;
1507 if (ethaddr_bytes <=0)
1508 break;
1509 for (k = 0; k< ethaddr_bytes; k++) {
1510 ppattern[offset + magicsync +
1511 (j * ETH_ALEN) + k] = macaddr[k];
1512 len++;
1513 set_bit(len, (unsigned long *) pmask);
1514 }
1515 }
1516 return len - 1;
1517}
1518
1519/* Setup magic packet patterns in the b44 WOL
1520 * pattern matching filter.
1521 */
1522static void b44_setup_pseudo_magicp(struct b44 *bp)
1523{
1524
1525 u32 val;
1526 int plen0, plen1, plen2;
1527 u8 *pwol_pattern;
1528 u8 pwol_mask[B44_PMASK_SIZE];
1529
dd00cc48 1530 pwol_pattern = kzalloc(B44_PATTERN_SIZE, GFP_KERNEL);
725ad800
GZ		 1531 if (!pwol_pattern) {
1532 printk(KERN_ERR PFX "Memory not available for WOL\n");
1533 return;
1534 }
1535
1536 /* Ipv4 magic packet pattern - pattern 0.*/
725ad800
GZ		 1537 memset(pwol_mask, 0, B44_PMASK_SIZE);
1538 plen0 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask,
1539 B44_ETHIPV4UDP_HLEN);
1540
1541 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE, B44_PATTERN_BASE);
1542 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE, B44_PMASK_BASE);
1543
1544 /* Raw ethernet II magic packet pattern - pattern 1 */
1545 memset(pwol_pattern, 0, B44_PATTERN_SIZE);
1546 memset(pwol_mask, 0, B44_PMASK_SIZE);
1547 plen1 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask,
1548 ETH_HLEN);
1549
1550 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE,
1551 B44_PATTERN_BASE + B44_PATTERN_SIZE);
1552 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE,
1553 B44_PMASK_BASE + B44_PMASK_SIZE);
1554
1555 /* Ipv6 magic packet pattern - pattern 2 */
1556 memset(pwol_pattern, 0, B44_PATTERN_SIZE);
1557 memset(pwol_mask, 0, B44_PMASK_SIZE);
1558 plen2 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask,
1559 B44_ETHIPV6UDP_HLEN);
1560
1561 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE,
1562 B44_PATTERN_BASE + B44_PATTERN_SIZE + B44_PATTERN_SIZE);
1563 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE,
1564 B44_PMASK_BASE + B44_PMASK_SIZE + B44_PMASK_SIZE);
1565
1566 kfree(pwol_pattern);
1567
1568 /* set these pattern's lengths: one less than each real length */
1569 val = plen0 | (plen1 << 8) | (plen2 << 16) | WKUP_LEN_ENABLE_THREE;
1570 bw32(bp, B44_WKUP_LEN, val);
1571
1572 /* enable wakeup pattern matching */
1573 val = br32(bp, B44_DEVCTRL);
1574 bw32(bp, B44_DEVCTRL, val | DEVCTRL_PFE);
1575
1576}
52cafd96 1577
753f4920
MB		 1578#ifdef CONFIG_B44_PCI
1579static void b44_setup_wol_pci(struct b44 *bp)
1580{
1581 u16 val;
1582
1583 if (bp->sdev->bus->bustype != SSB_BUSTYPE_SSB) {
1584 bw32(bp, SSB_TMSLOW, br32(bp, SSB_TMSLOW) | SSB_TMSLOW_PE);
1585 pci_read_config_word(bp->sdev->bus->host_pci, SSB_PMCSR, &val);
1586 pci_write_config_word(bp->sdev->bus->host_pci, SSB_PMCSR, val | SSB_PE);
1587 }
1588}
1589#else
1590static inline void b44_setup_wol_pci(struct b44 *bp) { }
1591#endif /* CONFIG_B44_PCI */
1592
52cafd96
GZ		 1593static void b44_setup_wol(struct b44 *bp)
1594{
1595 u32 val;
52cafd96
GZ		 1596
1597 bw32(bp, B44_RXCONFIG, RXCONFIG_ALLMULTI);
1598
1599 if (bp->flags & B44_FLAG_B0_ANDLATER) {
1600
1601 bw32(bp, B44_WKUP_LEN, WKUP_LEN_DISABLE);
1602
1603 val = bp->dev->dev_addr[2] << 24 |
1604 bp->dev->dev_addr[3] << 16 |
1605 bp->dev->dev_addr[4] << 8 |
1606 bp->dev->dev_addr[5];
1607 bw32(bp, B44_ADDR_LO, val);
1608
1609 val = bp->dev->dev_addr[0] << 8 |
1610 bp->dev->dev_addr[1];
1611 bw32(bp, B44_ADDR_HI, val);
1612
1613 val = br32(bp, B44_DEVCTRL);
1614 bw32(bp, B44_DEVCTRL, val | DEVCTRL_MPM | DEVCTRL_PFE);
1615
725ad800
GZ		 1616 } else {
1617 b44_setup_pseudo_magicp(bp);
1618 }
753f4920 1619 b44_setup_wol_pci(bp);
52cafd96
GZ		 1620}
1621
1da177e4
LT		 1622static int b44_close(struct net_device *dev)
1623{
1624 struct b44 *bp = netdev_priv(dev);
1625
1626 netif_stop_queue(dev);
1627
bea3348e 1628 napi_disable(&bp->napi);
ba5eec9c 1629
1da177e4
LT		 1630 del_timer_sync(&bp->timer);
1631
1632 spin_lock_irq(&bp->lock);
1633
1da177e4
LT		 1634 b44_halt(bp);
1635 b44_free_rings(bp);
c35ca399 1636 netif_carrier_off(dev);
1da177e4
LT		 1637
1638 spin_unlock_irq(&bp->lock);
1639
1640 free_irq(dev->irq, dev);
1641
52cafd96 1642 if (bp->flags & B44_FLAG_WOL_ENABLE) {
5fc7d61a 1643 b44_init_hw(bp, B44_PARTIAL_RESET);
52cafd96
GZ		 1644 b44_setup_wol(bp);
1645 }
1646
1da177e4
LT		 1647 b44_free_consistent(bp);
1648
1649 return 0;
1650}
1651
1652static struct net_device_stats *b44_get_stats(struct net_device *dev)
1653{
1654 struct b44 *bp = netdev_priv(dev);
553e2335 1655 struct net_device_stats *nstat = &dev->stats;
1da177e4
LT		 1656 struct b44_hw_stats *hwstat = &bp->hw_stats;
1657
1658 /* Convert HW stats into netdevice stats. */
1659 nstat->rx_packets = hwstat->rx_pkts;
1660 nstat->tx_packets = hwstat->tx_pkts;
1661 nstat->rx_bytes = hwstat->rx_octets;
1662 nstat->tx_bytes = hwstat->tx_octets;
1663 nstat->tx_errors = (hwstat->tx_jabber_pkts +
1664 hwstat->tx_oversize_pkts +
1665 hwstat->tx_underruns +
1666 hwstat->tx_excessive_cols +
1667 hwstat->tx_late_cols);
1668 nstat->multicast = hwstat->tx_multicast_pkts;
1669 nstat->collisions = hwstat->tx_total_cols;
1670
1671 nstat->rx_length_errors = (hwstat->rx_oversize_pkts +
1672 hwstat->rx_undersize);
1673 nstat->rx_over_errors = hwstat->rx_missed_pkts;
1674 nstat->rx_frame_errors = hwstat->rx_align_errs;
1675 nstat->rx_crc_errors = hwstat->rx_crc_errs;
1676 nstat->rx_errors = (hwstat->rx_jabber_pkts +
1677 hwstat->rx_oversize_pkts +
1678 hwstat->rx_missed_pkts +
1679 hwstat->rx_crc_align_errs +
1680 hwstat->rx_undersize +
1681 hwstat->rx_crc_errs +
1682 hwstat->rx_align_errs +
1683 hwstat->rx_symbol_errs);
1684
1685 nstat->tx_aborted_errors = hwstat->tx_underruns;
1686#if 0
1687 /* Carrier lost counter seems to be broken for some devices */
1688 nstat->tx_carrier_errors = hwstat->tx_carrier_lost;
1689#endif
1690
1691 return nstat;
1692}
1693
1694static int __b44_load_mcast(struct b44 *bp, struct net_device *dev)
1695{
1696 struct dev_mc_list *mclist;
1697 int i, num_ents;
1698
1699 num_ents = min_t(int, dev->mc_count, B44_MCAST_TABLE_SIZE);
1700 mclist = dev->mc_list;
1701 for (i = 0; mclist && i < num_ents; i++, mclist = mclist->next) {
1702 __b44_cam_write(bp, mclist->dmi_addr, i + 1);
1703 }
1704 return i+1;
1705}
1706
1707static void __b44_set_rx_mode(struct net_device *dev)
1708{
1709 struct b44 *bp = netdev_priv(dev);
1710 u32 val;
1da177e4
LT		 1711
1712 val = br32(bp, B44_RXCONFIG);
1713 val &= ~(RXCONFIG_PROMISC | RXCONFIG_ALLMULTI);
753f4920 1714 if ((dev->flags & IFF_PROMISC) || (val & RXCONFIG_CAM_ABSENT)) {
1da177e4
LT		 1715 val |= RXCONFIG_PROMISC;
1716 bw32(bp, B44_RXCONFIG, val);
1717 } else {
874a6214 1718 unsigned char zero[6] = {0, 0, 0, 0, 0, 0};
cda22aa9 1719 int i = 1;
874a6214 1720
1da177e4
LT		 1721 __b44_set_mac_addr(bp);
1722
2f614fe0
JG		 1723 if ((dev->flags & IFF_ALLMULTI) ||
1724 (dev->mc_count > B44_MCAST_TABLE_SIZE))
1da177e4
LT		 1725 val |= RXCONFIG_ALLMULTI;
1726 else
874a6214 1727 i = __b44_load_mcast(bp, dev);
10badc21 1728
2f614fe0 1729 for (; i < 64; i++)
10badc21 1730 __b44_cam_write(bp, zero, i);
2f614fe0 1731
1da177e4
LT		 1732 bw32(bp, B44_RXCONFIG, val);
1733 val = br32(bp, B44_CAM_CTRL);
1734 bw32(bp, B44_CAM_CTRL, val | CAM_CTRL_ENABLE);
1735 }
1736}
1737
1738static void b44_set_rx_mode(struct net_device *dev)
1739{
1740 struct b44 *bp = netdev_priv(dev);
1741
1742 spin_lock_irq(&bp->lock);
1743 __b44_set_rx_mode(dev);
1744 spin_unlock_irq(&bp->lock);
1745}
1746
1747static u32 b44_get_msglevel(struct net_device *dev)
1748{
1749 struct b44 *bp = netdev_priv(dev);
1750 return bp->msg_enable;
1751}
1752
1753static void b44_set_msglevel(struct net_device *dev, u32 value)
1754{
1755 struct b44 *bp = netdev_priv(dev);
1756 bp->msg_enable = value;
1757}
1758
1759static void b44_get_drvinfo (struct net_device *dev, struct ethtool_drvinfo *info)
1760{
1761 struct b44 *bp = netdev_priv(dev);
753f4920 1762 struct ssb_bus *bus = bp->sdev->bus;
1da177e4 1763
27e09551 1764 strlcpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver));
1765 strlcpy(info->version, DRV_MODULE_VERSION, sizeof(info->version));
753f4920
MB		 1766 switch (bus->bustype) {
1767 case SSB_BUSTYPE_PCI:
27e09551 1768 strlcpy(info->bus_info, pci_name(bus->host_pci), sizeof(info->bus_info));
753f4920 1769 break;
753f4920 1770 case SSB_BUSTYPE_SSB:
27e09551 1771 strlcpy(info->bus_info, "SSB", sizeof(info->bus_info));
753f4920 1772 break;
98a1e2a9
MB		 1773 case SSB_BUSTYPE_PCMCIA:
1774 case SSB_BUSTYPE_SDIO:
1775 WARN_ON(1); /* A device with this bus does not exist. */
1776 break;
753f4920 1777 }
1da177e4
LT		 1778}
1779
1780static int b44_nway_reset(struct net_device *dev)
1781{
1782 struct b44 *bp = netdev_priv(dev);
1783 u32 bmcr;
1784 int r;
1785
1786 spin_lock_irq(&bp->lock);
1787 b44_readphy(bp, MII_BMCR, &bmcr);
1788 b44_readphy(bp, MII_BMCR, &bmcr);
1789 r = -EINVAL;
1790 if (bmcr & BMCR_ANENABLE) {
1791 b44_writephy(bp, MII_BMCR,
1792 bmcr | BMCR_ANRESTART);
1793 r = 0;
1794 }
1795 spin_unlock_irq(&bp->lock);
1796
1797 return r;
1798}
1799
1800static int b44_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1801{
1802 struct b44 *bp = netdev_priv(dev);
1803
1da177e4
LT		 1804 cmd->supported = (SUPPORTED_Autoneg);
1805 cmd->supported |= (SUPPORTED_100baseT_Half |
1806 SUPPORTED_100baseT_Full |
1807 SUPPORTED_10baseT_Half |
1808 SUPPORTED_10baseT_Full |
1809 SUPPORTED_MII);
1810
1811 cmd->advertising = 0;
1812 if (bp->flags & B44_FLAG_ADV_10HALF)
adf6e000 1813 cmd->advertising |= ADVERTISED_10baseT_Half;
1da177e4 1814 if (bp->flags & B44_FLAG_ADV_10FULL)
adf6e000 1815 cmd->advertising |= ADVERTISED_10baseT_Full;
1da177e4 1816 if (bp->flags & B44_FLAG_ADV_100HALF)
adf6e000 1817 cmd->advertising |= ADVERTISED_100baseT_Half;
1da177e4 1818 if (bp->flags & B44_FLAG_ADV_100FULL)
adf6e000
MW		 1819 cmd->advertising |= ADVERTISED_100baseT_Full;
1820 cmd->advertising |= ADVERTISED_Pause | ADVERTISED_Asym_Pause;
1da177e4
LT		 1821 cmd->speed = (bp->flags & B44_FLAG_100_BASE_T) ?
1822 SPEED_100 : SPEED_10;
1823 cmd->duplex = (bp->flags & B44_FLAG_FULL_DUPLEX) ?
1824 DUPLEX_FULL : DUPLEX_HALF;
1825 cmd->port = 0;
1826 cmd->phy_address = bp->phy_addr;
1827 cmd->transceiver = (bp->flags & B44_FLAG_INTERNAL_PHY) ?
1828 XCVR_INTERNAL : XCVR_EXTERNAL;
1829 cmd->autoneg = (bp->flags & B44_FLAG_FORCE_LINK) ?
1830 AUTONEG_DISABLE : AUTONEG_ENABLE;
47b9c3b1
GZ		 1831 if (cmd->autoneg == AUTONEG_ENABLE)
1832 cmd->advertising |= ADVERTISED_Autoneg;
1833 if (!netif_running(dev)){
1834 cmd->speed = 0;
1835 cmd->duplex = 0xff;
1836 }
1da177e4
LT		 1837 cmd->maxtxpkt = 0;
1838 cmd->maxrxpkt = 0;
1839 return 0;
1840}
1841
1842static int b44_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1843{
1844 struct b44 *bp = netdev_priv(dev);
1845
1da177e4
LT		 1846 /* We do not support gigabit. */
1847 if (cmd->autoneg == AUTONEG_ENABLE) {
1848 if (cmd->advertising &
1849 (ADVERTISED_1000baseT_Half |
1850 ADVERTISED_1000baseT_Full))
1851 return -EINVAL;
1852 } else if ((cmd->speed != SPEED_100 &&
1853 cmd->speed != SPEED_10) ||
1854 (cmd->duplex != DUPLEX_HALF &&
1855 cmd->duplex != DUPLEX_FULL)) {
1856 return -EINVAL;
1857 }
1858
1859 spin_lock_irq(&bp->lock);
1860
1861 if (cmd->autoneg == AUTONEG_ENABLE) {
47b9c3b1
GZ		 1862 bp->flags &= ~(B44_FLAG_FORCE_LINK |
1863 B44_FLAG_100_BASE_T |
1864 B44_FLAG_FULL_DUPLEX |
1865 B44_FLAG_ADV_10HALF |
1da177e4
LT		 1866 B44_FLAG_ADV_10FULL |
1867 B44_FLAG_ADV_100HALF |
1868 B44_FLAG_ADV_100FULL);
47b9c3b1
GZ		 1869 if (cmd->advertising == 0) {
1870 bp->flags |= (B44_FLAG_ADV_10HALF |
1871 B44_FLAG_ADV_10FULL |
1872 B44_FLAG_ADV_100HALF |
1873 B44_FLAG_ADV_100FULL);
1874 } else {
1875 if (cmd->advertising & ADVERTISED_10baseT_Half)
1876 bp->flags |= B44_FLAG_ADV_10HALF;
1877 if (cmd->advertising & ADVERTISED_10baseT_Full)
1878 bp->flags |= B44_FLAG_ADV_10FULL;
1879 if (cmd->advertising & ADVERTISED_100baseT_Half)
1880 bp->flags |= B44_FLAG_ADV_100HALF;
1881 if (cmd->advertising & ADVERTISED_100baseT_Full)
1882 bp->flags |= B44_FLAG_ADV_100FULL;
1883 }
1da177e4
LT		 1884 } else {
1885 bp->flags |= B44_FLAG_FORCE_LINK;
47b9c3b1 1886 bp->flags &= ~(B44_FLAG_100_BASE_T | B44_FLAG_FULL_DUPLEX);
1da177e4
LT		 1887 if (cmd->speed == SPEED_100)
1888 bp->flags |= B44_FLAG_100_BASE_T;
1889 if (cmd->duplex == DUPLEX_FULL)
1890 bp->flags |= B44_FLAG_FULL_DUPLEX;
1891 }
1892
47b9c3b1
GZ		 1893 if (netif_running(dev))
1894 b44_setup_phy(bp);
1da177e4
LT		 1895
1896 spin_unlock_irq(&bp->lock);
1897
1898 return 0;
1899}
1900
1901static void b44_get_ringparam(struct net_device *dev,
1902 struct ethtool_ringparam *ering)
1903{
1904 struct b44 *bp = netdev_priv(dev);
1905
1906 ering->rx_max_pending = B44_RX_RING_SIZE - 1;
1907 ering->rx_pending = bp->rx_pending;
1908
1909 /* XXX ethtool lacks a tx_max_pending, oops... */
1910}
1911
1912static int b44_set_ringparam(struct net_device *dev,
1913 struct ethtool_ringparam *ering)
1914{
1915 struct b44 *bp = netdev_priv(dev);
1916
1917 if ((ering->rx_pending > B44_RX_RING_SIZE - 1) ||
1918 (ering->rx_mini_pending != 0) ||
1919 (ering->rx_jumbo_pending != 0) ||
1920 (ering->tx_pending > B44_TX_RING_SIZE - 1))
1921 return -EINVAL;
1922
1923 spin_lock_irq(&bp->lock);
1924
1925 bp->rx_pending = ering->rx_pending;
1926 bp->tx_pending = ering->tx_pending;
1927
1928 b44_halt(bp);
1929 b44_init_rings(bp);
5fc7d61a 1930 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 1931 netif_wake_queue(bp->dev);
1932 spin_unlock_irq(&bp->lock);
1933
1934 b44_enable_ints(bp);
10badc21 1935
1da177e4
LT		 1936 return 0;
1937}
1938
1939static void b44_get_pauseparam(struct net_device *dev,
1940 struct ethtool_pauseparam *epause)
1941{
1942 struct b44 *bp = netdev_priv(dev);
1943
1944 epause->autoneg =
1945 (bp->flags & B44_FLAG_PAUSE_AUTO) != 0;
1946 epause->rx_pause =
1947 (bp->flags & B44_FLAG_RX_PAUSE) != 0;
1948 epause->tx_pause =
1949 (bp->flags & B44_FLAG_TX_PAUSE) != 0;
1950}
1951
1952static int b44_set_pauseparam(struct net_device *dev,
1953 struct ethtool_pauseparam *epause)
1954{
1955 struct b44 *bp = netdev_priv(dev);
1956
1957 spin_lock_irq(&bp->lock);
1958 if (epause->autoneg)
1959 bp->flags |= B44_FLAG_PAUSE_AUTO;
1960 else
1961 bp->flags &= ~B44_FLAG_PAUSE_AUTO;
1962 if (epause->rx_pause)
1963 bp->flags |= B44_FLAG_RX_PAUSE;
1964 else
1965 bp->flags &= ~B44_FLAG_RX_PAUSE;
1966 if (epause->tx_pause)
1967 bp->flags |= B44_FLAG_TX_PAUSE;
1968 else
1969 bp->flags &= ~B44_FLAG_TX_PAUSE;
1970 if (bp->flags & B44_FLAG_PAUSE_AUTO) {
1971 b44_halt(bp);
1972 b44_init_rings(bp);
5fc7d61a 1973 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 1974 } else {
1975 __b44_set_flow_ctrl(bp, bp->flags);
1976 }
1977 spin_unlock_irq(&bp->lock);
1978
1979 b44_enable_ints(bp);
10badc21 1980
1da177e4
LT		 1981 return 0;
1982}
1983
3353930d
FR		 1984static void b44_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1985{
1986 switch(stringset) {
1987 case ETH_SS_STATS:
1988 memcpy(data, *b44_gstrings, sizeof(b44_gstrings));
1989 break;
1990 }
1991}
1992
b9f2c044 1993static int b44_get_sset_count(struct net_device *dev, int sset)
3353930d 1994{
b9f2c044
JG		 1995 switch (sset) {
1996 case ETH_SS_STATS:
1997 return ARRAY_SIZE(b44_gstrings);
1998 default:
1999 return -EOPNOTSUPP;
2000 }
3353930d
FR		 2001}
2002
2003static void b44_get_ethtool_stats(struct net_device *dev,
2004 struct ethtool_stats *stats, u64 *data)
2005{
2006 struct b44 *bp = netdev_priv(dev);
2007 u32 *val = &bp->hw_stats.tx_good_octets;
2008 u32 i;
2009
2010 spin_lock_irq(&bp->lock);
2011
2012 b44_stats_update(bp);
2013
2014 for (i = 0; i < ARRAY_SIZE(b44_gstrings); i++)
2015 *data++ = *val++;
2016
2017 spin_unlock_irq(&bp->lock);
2018}
2019
52cafd96
GZ		 2020static void b44_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2021{
2022 struct b44 *bp = netdev_priv(dev);
2023
2024 wol->supported = WAKE_MAGIC;
2025 if (bp->flags & B44_FLAG_WOL_ENABLE)
2026 wol->wolopts = WAKE_MAGIC;
2027 else
2028 wol->wolopts = 0;
2029 memset(&wol->sopass, 0, sizeof(wol->sopass));
2030}
2031
2032static int b44_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2033{
2034 struct b44 *bp = netdev_priv(dev);
2035
2036 spin_lock_irq(&bp->lock);
2037 if (wol->wolopts & WAKE_MAGIC)
2038 bp->flags |= B44_FLAG_WOL_ENABLE;
2039 else
2040 bp->flags &= ~B44_FLAG_WOL_ENABLE;
2041 spin_unlock_irq(&bp->lock);
2042
2043 return 0;
2044}
2045
7282d491 2046static const struct ethtool_ops b44_ethtool_ops = {
1da177e4
LT		 2047 .get_drvinfo = b44_get_drvinfo,
2048 .get_settings = b44_get_settings,
2049 .set_settings = b44_set_settings,
2050 .nway_reset = b44_nway_reset,
2051 .get_link = ethtool_op_get_link,
52cafd96
GZ		 2052 .get_wol = b44_get_wol,
2053 .set_wol = b44_set_wol,
1da177e4
LT		 2054 .get_ringparam = b44_get_ringparam,
2055 .set_ringparam = b44_set_ringparam,
2056 .get_pauseparam = b44_get_pauseparam,
2057 .set_pauseparam = b44_set_pauseparam,
2058 .get_msglevel = b44_get_msglevel,
2059 .set_msglevel = b44_set_msglevel,
3353930d 2060 .get_strings = b44_get_strings,
b9f2c044 2061 .get_sset_count = b44_get_sset_count,
3353930d 2062 .get_ethtool_stats = b44_get_ethtool_stats,
1da177e4
LT		 2063};
2064
2065static int b44_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2066{
2067 struct mii_ioctl_data *data = if_mii(ifr);
2068 struct b44 *bp = netdev_priv(dev);
3410572d
FR		 2069 int err = -EINVAL;
2070
2071 if (!netif_running(dev))
2072 goto out;
1da177e4
LT		 2073
2074 spin_lock_irq(&bp->lock);
2075 err = generic_mii_ioctl(&bp->mii_if, data, cmd, NULL);
2076 spin_unlock_irq(&bp->lock);
3410572d 2077out:
1da177e4
LT		 2078 return err;
2079}
2080
1da177e4
LT		 2081static int __devinit b44_get_invariants(struct b44 *bp)
2082{
753f4920
MB		 2083 struct ssb_device *sdev = bp->sdev;
2084 int err = 0;
2085 u8 *addr;
1da177e4 2086
753f4920 2087 bp->dma_offset = ssb_dma_translation(sdev);
1da177e4 2088
753f4920
MB		 2089 if (sdev->bus->bustype == SSB_BUSTYPE_SSB &&
2090 instance > 1) {
458414b2
LF		 2091 addr = sdev->bus->sprom.et1mac;
2092 bp->phy_addr = sdev->bus->sprom.et1phyaddr;
753f4920 2093 } else {
458414b2
LF		 2094 addr = sdev->bus->sprom.et0mac;
2095 bp->phy_addr = sdev->bus->sprom.et0phyaddr;
753f4920 2096 }
5ea79631
MB		 2097 /* Some ROMs have buggy PHY addresses with the high
2098 * bits set (sign extension?). Truncate them to a
2099 * valid PHY address. */
2100 bp->phy_addr &= 0x1F;
2101
753f4920 2102 memcpy(bp->dev->dev_addr, addr, 6);
391fc09a
GZ		 2103
2104 if (!is_valid_ether_addr(&bp->dev->dev_addr[0])){
2105 printk(KERN_ERR PFX "Invalid MAC address found in EEPROM\n");
2106 return -EINVAL;
2107 }
2108
2160de53 2109 memcpy(bp->dev->perm_addr, bp->dev->dev_addr, bp->dev->addr_len);
1da177e4 2110
1da177e4
LT		 2111 bp->imask = IMASK_DEF;
2112
10badc21 2113 /* XXX - really required?
1da177e4 2114 bp->flags |= B44_FLAG_BUGGY_TXPTR;
753f4920 2115 */
52cafd96 2116
753f4920
MB		 2117 if (bp->sdev->id.revision >= 7)
2118 bp->flags |= B44_FLAG_B0_ANDLATER;
52cafd96 2119
1da177e4
LT		 2120 return err;
2121}
2122
403413e5
SH		 2123static const struct net_device_ops b44_netdev_ops = {
2124 .ndo_open = b44_open,
2125 .ndo_stop = b44_close,
2126 .ndo_start_xmit = b44_start_xmit,
2127 .ndo_get_stats = b44_get_stats,
2128 .ndo_set_multicast_list = b44_set_rx_mode,
2129 .ndo_set_mac_address = b44_set_mac_addr,
2130 .ndo_validate_addr = eth_validate_addr,
2131 .ndo_do_ioctl = b44_ioctl,
2132 .ndo_tx_timeout = b44_tx_timeout,
2133 .ndo_change_mtu = b44_change_mtu,
2134#ifdef CONFIG_NET_POLL_CONTROLLER
2135 .ndo_poll_controller = b44_poll_controller,
2136#endif
2137};
2138
753f4920
MB		 2139static int __devinit b44_init_one(struct ssb_device *sdev,
2140 const struct ssb_device_id *ent)
1da177e4
LT		 2141{
2142 static int b44_version_printed = 0;
1da177e4
LT		 2143 struct net_device *dev;
2144 struct b44 *bp;
0795af57 2145 int err;
1da177e4 2146
753f4920
MB		 2147 instance++;
2148
1da177e4
LT		 2149 if (b44_version_printed++ == 0)
2150 printk(KERN_INFO "%s", version);
2151
1da177e4
LT		 2152
2153 dev = alloc_etherdev(sizeof(*bp));
2154 if (!dev) {
753f4920 2155 dev_err(sdev->dev, "Etherdev alloc failed, aborting.\n");
1da177e4 2156 err = -ENOMEM;
753f4920 2157 goto out;
1da177e4
LT		 2158 }
2159
753f4920 2160 SET_NETDEV_DEV(dev, sdev->dev);
1da177e4
LT		 2161
2162 /* No interesting netdevice features in this card... */
2163 dev->features |= 0;
2164
2165 bp = netdev_priv(dev);
753f4920 2166 bp->sdev = sdev;
1da177e4 2167 bp->dev = dev;
a58c891a 2168 bp->force_copybreak = 0;
874a6214
FR		 2169
2170 bp->msg_enable = netif_msg_init(b44_debug, B44_DEF_MSG_ENABLE);
1da177e4
LT		 2171
2172 spin_lock_init(&bp->lock);
2173
1da177e4
LT		 2174 bp->rx_pending = B44_DEF_RX_RING_PENDING;
2175 bp->tx_pending = B44_DEF_TX_RING_PENDING;
2176
403413e5 2177 dev->netdev_ops = &b44_netdev_ops;
bea3348e 2178 netif_napi_add(dev, &bp->napi, b44_poll, 64);
1da177e4 2179 dev->watchdog_timeo = B44_TX_TIMEOUT;
753f4920 2180 dev->irq = sdev->irq;
1da177e4
LT		 2181 SET_ETHTOOL_OPS(dev, &b44_ethtool_ops);
2182
c35ca399
SH		 2183 netif_carrier_off(dev);
2184
753f4920
MB		 2185 err = ssb_bus_powerup(sdev->bus, 0);
2186 if (err) {
2187 dev_err(sdev->dev,
2188 "Failed to powerup the bus\n");
2189 goto err_out_free_dev;
2190 }
28b76796 2191 err = ssb_dma_set_mask(sdev, DMA_BIT_MASK(30));
753f4920
MB		 2192 if (err) {
2193 dev_err(sdev->dev,
2194 "Required 30BIT DMA mask unsupported by the system.\n");
2195 goto err_out_powerdown;
2196 }
1da177e4
LT		 2197 err = b44_get_invariants(bp);
2198 if (err) {
753f4920 2199 dev_err(sdev->dev,
2e8a538d 2200 "Problem fetching invariants of chip, aborting.\n");
753f4920 2201 goto err_out_powerdown;
1da177e4
LT		 2202 }
2203
2204 bp->mii_if.dev = dev;
2205 bp->mii_if.mdio_read = b44_mii_read;
2206 bp->mii_if.mdio_write = b44_mii_write;
2207 bp->mii_if.phy_id = bp->phy_addr;
2208 bp->mii_if.phy_id_mask = 0x1f;
2209 bp->mii_if.reg_num_mask = 0x1f;
2210
2211 /* By default, advertise all speed/duplex settings. */
2212 bp->flags |= (B44_FLAG_ADV_10HALF | B44_FLAG_ADV_10FULL |
2213 B44_FLAG_ADV_100HALF | B44_FLAG_ADV_100FULL);
2214
2215 /* By default, auto-negotiate PAUSE. */
2216 bp->flags |= B44_FLAG_PAUSE_AUTO;
2217
2218 err = register_netdev(dev);
2219 if (err) {
753f4920
MB		 2220 dev_err(sdev->dev, "Cannot register net device, aborting.\n");
2221 goto err_out_powerdown;
1da177e4
LT		 2222 }
2223
753f4920 2224 ssb_set_drvdata(sdev, dev);
1da177e4 2225
10badc21 2226 /* Chip reset provides power to the b44 MAC & PCI cores, which
5c513129 2227 * is necessary for MAC register access.
10badc21 2228 */
fedb0eef 2229 b44_chip_reset(bp, B44_CHIP_RESET_FULL);
5c513129 2230
e174961c
JB		 2231 printk(KERN_INFO "%s: Broadcom 44xx/47xx 10/100BaseT Ethernet %pM\n",
2232 dev->name, dev->dev_addr);
1da177e4
LT		 2233
2234 return 0;
2235
753f4920
MB		 2236err_out_powerdown:
2237 ssb_bus_may_powerdown(sdev->bus);
1da177e4
LT		 2238
2239err_out_free_dev:
2240 free_netdev(dev);
2241
753f4920 2242out:
1da177e4
LT		 2243 return err;
2244}
2245
753f4920 2246static void __devexit b44_remove_one(struct ssb_device *sdev)
1da177e4 2247{
753f4920 2248 struct net_device *dev = ssb_get_drvdata(sdev);
1da177e4 2249
874a6214 2250 unregister_netdev(dev);
e92aa634 2251 ssb_device_disable(sdev, 0);
753f4920 2252 ssb_bus_may_powerdown(sdev->bus);
874a6214 2253 free_netdev(dev);
fedb0eef 2254 ssb_pcihost_set_power_state(sdev, PCI_D3hot);
753f4920 2255 ssb_set_drvdata(sdev, NULL);
1da177e4
LT		 2256}
2257
753f4920 2258static int b44_suspend(struct ssb_device *sdev, pm_message_t state)
1da177e4 2259{
753f4920 2260 struct net_device *dev = ssb_get_drvdata(sdev);
1da177e4
LT		 2261 struct b44 *bp = netdev_priv(dev);
2262
753f4920
MB		 2263 if (!netif_running(dev))
2264 return 0;
1da177e4
LT		 2265
2266 del_timer_sync(&bp->timer);
2267
10badc21 2268 spin_lock_irq(&bp->lock);
1da177e4
LT		 2269
2270 b44_halt(bp);
10badc21 2271 netif_carrier_off(bp->dev);
1da177e4
LT		 2272 netif_device_detach(bp->dev);
2273 b44_free_rings(bp);
2274
2275 spin_unlock_irq(&bp->lock);
46e17853
PM		 2276
2277 free_irq(dev->irq, dev);
52cafd96 2278 if (bp->flags & B44_FLAG_WOL_ENABLE) {
5fc7d61a 2279 b44_init_hw(bp, B44_PARTIAL_RESET);
52cafd96
GZ		 2280 b44_setup_wol(bp);
2281 }
753f4920 2282
fedb0eef 2283 ssb_pcihost_set_power_state(sdev, PCI_D3hot);
1da177e4
LT		 2284 return 0;
2285}
2286
753f4920 2287static int b44_resume(struct ssb_device *sdev)
1da177e4 2288{
753f4920 2289 struct net_device *dev = ssb_get_drvdata(sdev);
1da177e4 2290 struct b44 *bp = netdev_priv(dev);
90afd0e5 2291 int rc = 0;
1da177e4 2292
753f4920 2293 rc = ssb_bus_powerup(sdev->bus, 0);
90afd0e5 2294 if (rc) {
753f4920
MB		 2295 dev_err(sdev->dev,
2296 "Failed to powerup the bus\n");
90afd0e5
DM		 2297 return rc;
2298 }
2299
1da177e4
LT		 2300 if (!netif_running(dev))
2301 return 0;
2302
90afd0e5
DM		 2303 rc = request_irq(dev->irq, b44_interrupt, IRQF_SHARED, dev->name, dev);
2304 if (rc) {
46e17853 2305 printk(KERN_ERR PFX "%s: request_irq failed\n", dev->name);
90afd0e5
DM		 2306 return rc;
2307 }
46e17853 2308
1da177e4
LT		 2309 spin_lock_irq(&bp->lock);
2310
2311 b44_init_rings(bp);
5fc7d61a 2312 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 2313 netif_device_attach(bp->dev);
2314 spin_unlock_irq(&bp->lock);
2315
1da177e4 2316 b44_enable_ints(bp);
d9e2d185 2317 netif_wake_queue(dev);
a72a8179
SH		 2318
2319 mod_timer(&bp->timer, jiffies + 1);
2320
1da177e4
LT		 2321 return 0;
2322}
2323
753f4920 2324static struct ssb_driver b44_ssb_driver = {
1da177e4 2325 .name = DRV_MODULE_NAME,
753f4920 2326 .id_table = b44_ssb_tbl,
1da177e4
LT		 2327 .probe = b44_init_one,
2328 .remove = __devexit_p(b44_remove_one),
753f4920
MB		 2329 .suspend = b44_suspend,
2330 .resume = b44_resume,
1da177e4
LT		 2331};
2332
753f4920
MB		 2333static inline int b44_pci_init(void)
2334{
2335 int err = 0;
2336#ifdef CONFIG_B44_PCI
2337 err = ssb_pcihost_register(&b44_pci_driver);
2338#endif
2339 return err;
2340}
2341
2342static inline void b44_pci_exit(void)
2343{
2344#ifdef CONFIG_B44_PCI
2345 ssb_pcihost_unregister(&b44_pci_driver);
2346#endif
2347}
2348
1da177e4
LT		 2349static int __init b44_init(void)
2350{
9f38c636 2351 unsigned int dma_desc_align_size = dma_get_cache_alignment();
753f4920 2352 int err;
9f38c636
JL		 2353
2354 /* Setup paramaters for syncing RX/TX DMA descriptors */
2355 dma_desc_align_mask = ~(dma_desc_align_size - 1);
22d4d771 2356 dma_desc_sync_size = max_t(unsigned int, dma_desc_align_size, sizeof(struct dma_desc));
9f38c636 2357
753f4920
MB		 2358 err = b44_pci_init();
2359 if (err)
2360 return err;
2361 err = ssb_driver_register(&b44_ssb_driver);
2362 if (err)
2363 b44_pci_exit();
2364 return err;
1da177e4
LT		 2365}
2366
2367static void __exit b44_cleanup(void)
2368{
753f4920
MB		 2369 ssb_driver_unregister(&b44_ssb_driver);
2370 b44_pci_exit();
1da177e4
LT		 2371}
2372
2373module_init(b44_init);
2374module_exit(b44_cleanup);
2375
kernel source for telekom puls (alcatel/mediatek)