Commit | Line | Data |
---|---|---|
65dbf343 | 1 | /* |
70f10482 | 2 | * linux/drivers/mmc/host/at91_mci.c - ATMEL AT91 MCI Driver |
65dbf343 AV |
3 | * |
4 | * Copyright (C) 2005 Cougar Creek Computing Devices Ltd, All Rights Reserved | |
5 | * | |
6 | * Copyright (C) 2006 Malcolm Noyes | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
13 | /* | |
99eeb8df | 14 | This is the AT91 MCI driver that has been tested with both MMC cards |
65dbf343 AV |
15 | and SD-cards. Boards that support write protect are now supported. |
16 | The CCAT91SBC001 board does not support SD cards. | |
17 | ||
18 | The three entry points are at91_mci_request, at91_mci_set_ios | |
19 | and at91_mci_get_ro. | |
20 | ||
21 | SET IOS | |
22 | This configures the device to put it into the correct mode and clock speed | |
23 | required. | |
24 | ||
25 | MCI REQUEST | |
26 | MCI request processes the commands sent in the mmc_request structure. This | |
27 | can consist of a processing command and a stop command in the case of | |
28 | multiple block transfers. | |
29 | ||
30 | There are three main types of request, commands, reads and writes. | |
31 | ||
32 | Commands are straight forward. The command is submitted to the controller and | |
33 | the request function returns. When the controller generates an interrupt to indicate | |
34 | the command is finished, the response to the command are read and the mmc_request_done | |
35 | function called to end the request. | |
36 | ||
37 | Reads and writes work in a similar manner to normal commands but involve the PDC (DMA) | |
38 | controller to manage the transfers. | |
39 | ||
40 | A read is done from the controller directly to the scatterlist passed in from the request. | |
99eeb8df AV |
41 | Due to a bug in the AT91RM9200 controller, when a read is completed, all the words are byte |
42 | swapped in the scatterlist buffers. AT91SAM926x are not affected by this bug. | |
65dbf343 AV |
43 | |
44 | The sequence of read interrupts is: ENDRX, RXBUFF, CMDRDY | |
45 | ||
46 | A write is slightly different in that the bytes to write are read from the scatterlist | |
47 | into a dma memory buffer (this is in case the source buffer should be read only). The | |
48 | entire write buffer is then done from this single dma memory buffer. | |
49 | ||
50 | The sequence of write interrupts is: ENDTX, TXBUFE, NOTBUSY, CMDRDY | |
51 | ||
52 | GET RO | |
53 | Gets the status of the write protect pin, if available. | |
54 | */ | |
55 | ||
65dbf343 AV |
56 | #include <linux/module.h> |
57 | #include <linux/moduleparam.h> | |
58 | #include <linux/init.h> | |
59 | #include <linux/ioport.h> | |
60 | #include <linux/platform_device.h> | |
61 | #include <linux/interrupt.h> | |
62 | #include <linux/blkdev.h> | |
63 | #include <linux/delay.h> | |
64 | #include <linux/err.h> | |
65 | #include <linux/dma-mapping.h> | |
66 | #include <linux/clk.h> | |
93a3ddc2 | 67 | #include <linux/atmel_pdc.h> |
65dbf343 AV |
68 | |
69 | #include <linux/mmc/host.h> | |
65dbf343 AV |
70 | |
71 | #include <asm/io.h> | |
72 | #include <asm/irq.h> | |
6e996ee8 DB |
73 | #include <asm/gpio.h> |
74 | ||
65dbf343 AV |
75 | #include <asm/mach/mmc.h> |
76 | #include <asm/arch/board.h> | |
99eeb8df | 77 | #include <asm/arch/cpu.h> |
55d8baee | 78 | #include <asm/arch/at91_mci.h> |
65dbf343 AV |
79 | |
80 | #define DRIVER_NAME "at91_mci" | |
81 | ||
df05a303 AV |
82 | #define FL_SENT_COMMAND (1 << 0) |
83 | #define FL_SENT_STOP (1 << 1) | |
65dbf343 | 84 | |
df05a303 AV |
85 | #define AT91_MCI_ERRORS (AT91_MCI_RINDE | AT91_MCI_RDIRE | AT91_MCI_RCRCE \ |
86 | | AT91_MCI_RENDE | AT91_MCI_RTOE | AT91_MCI_DCRCE \ | |
37b758e8 | 87 | | AT91_MCI_DTOE | AT91_MCI_OVRE | AT91_MCI_UNRE) |
65dbf343 | 88 | |
e0b19b83 AV |
89 | #define at91_mci_read(host, reg) __raw_readl((host)->baseaddr + (reg)) |
90 | #define at91_mci_write(host, reg, val) __raw_writel((val), (host)->baseaddr + (reg)) | |
65dbf343 | 91 | |
65dbf343 AV |
92 | |
93 | /* | |
94 | * Low level type for this driver | |
95 | */ | |
96 | struct at91mci_host | |
97 | { | |
98 | struct mmc_host *mmc; | |
99 | struct mmc_command *cmd; | |
100 | struct mmc_request *request; | |
101 | ||
e0b19b83 | 102 | void __iomem *baseaddr; |
17ea0595 | 103 | int irq; |
e0b19b83 | 104 | |
65dbf343 AV |
105 | struct at91_mmc_data *board; |
106 | int present; | |
107 | ||
3dd3b039 AV |
108 | struct clk *mci_clk; |
109 | ||
65dbf343 AV |
110 | /* |
111 | * Flag indicating when the command has been sent. This is used to | |
112 | * work out whether or not to send the stop | |
113 | */ | |
114 | unsigned int flags; | |
115 | /* flag for current bus settings */ | |
116 | u32 bus_mode; | |
117 | ||
118 | /* DMA buffer used for transmitting */ | |
119 | unsigned int* buffer; | |
120 | dma_addr_t physical_address; | |
121 | unsigned int total_length; | |
122 | ||
123 | /* Latest in the scatterlist that has been enabled for transfer, but not freed */ | |
124 | int in_use_index; | |
125 | ||
126 | /* Latest in the scatterlist that has been enabled for transfer */ | |
127 | int transfer_index; | |
e181dce8 MP |
128 | |
129 | /* Timer for timeouts */ | |
130 | struct timer_list timer; | |
65dbf343 AV |
131 | }; |
132 | ||
c5a89c6c MP |
133 | /* |
134 | * Reset the controller and restore most of the state | |
135 | */ | |
136 | static void at91_reset_host(struct at91mci_host *host) | |
137 | { | |
138 | unsigned long flags; | |
139 | u32 mr; | |
140 | u32 sdcr; | |
141 | u32 dtor; | |
142 | u32 imr; | |
143 | ||
144 | local_irq_save(flags); | |
145 | imr = at91_mci_read(host, AT91_MCI_IMR); | |
146 | ||
147 | at91_mci_write(host, AT91_MCI_IDR, 0xffffffff); | |
148 | ||
149 | /* save current state */ | |
150 | mr = at91_mci_read(host, AT91_MCI_MR) & 0x7fff; | |
151 | sdcr = at91_mci_read(host, AT91_MCI_SDCR); | |
152 | dtor = at91_mci_read(host, AT91_MCI_DTOR); | |
153 | ||
154 | /* reset the controller */ | |
155 | at91_mci_write(host, AT91_MCI_CR, AT91_MCI_MCIDIS | AT91_MCI_SWRST); | |
156 | ||
157 | /* restore state */ | |
158 | at91_mci_write(host, AT91_MCI_CR, AT91_MCI_MCIEN); | |
159 | at91_mci_write(host, AT91_MCI_MR, mr); | |
160 | at91_mci_write(host, AT91_MCI_SDCR, sdcr); | |
161 | at91_mci_write(host, AT91_MCI_DTOR, dtor); | |
162 | at91_mci_write(host, AT91_MCI_IER, imr); | |
163 | ||
164 | /* make sure sdio interrupts will fire */ | |
165 | at91_mci_read(host, AT91_MCI_SR); | |
166 | ||
167 | local_irq_restore(flags); | |
168 | } | |
169 | ||
e181dce8 MP |
170 | static void at91_timeout_timer(unsigned long data) |
171 | { | |
172 | struct at91mci_host *host; | |
173 | ||
174 | host = (struct at91mci_host *)data; | |
175 | ||
176 | if (host->request) { | |
177 | dev_err(host->mmc->parent, "Timeout waiting end of packet\n"); | |
178 | ||
179 | if (host->cmd && host->cmd->data) { | |
180 | host->cmd->data->error = -ETIMEDOUT; | |
181 | } else { | |
182 | if (host->cmd) | |
183 | host->cmd->error = -ETIMEDOUT; | |
184 | else | |
185 | host->request->cmd->error = -ETIMEDOUT; | |
186 | } | |
187 | ||
c5a89c6c | 188 | at91_reset_host(host); |
e181dce8 MP |
189 | mmc_request_done(host->mmc, host->request); |
190 | } | |
191 | } | |
192 | ||
65dbf343 AV |
193 | /* |
194 | * Copy from sg to a dma block - used for transfers | |
195 | */ | |
e8d04d3d | 196 | static inline void at91_mci_sg_to_dma(struct at91mci_host *host, struct mmc_data *data) |
65dbf343 AV |
197 | { |
198 | unsigned int len, i, size; | |
199 | unsigned *dmabuf = host->buffer; | |
200 | ||
201 | size = host->total_length; | |
202 | len = data->sg_len; | |
203 | ||
204 | /* | |
205 | * Just loop through all entries. Size might not | |
206 | * be the entire list though so make sure that | |
207 | * we do not transfer too much. | |
208 | */ | |
209 | for (i = 0; i < len; i++) { | |
210 | struct scatterlist *sg; | |
211 | int amount; | |
65dbf343 AV |
212 | unsigned int *sgbuffer; |
213 | ||
214 | sg = &data->sg[i]; | |
215 | ||
45711f1a | 216 | sgbuffer = kmap_atomic(sg_page(sg), KM_BIO_SRC_IRQ) + sg->offset; |
65dbf343 AV |
217 | amount = min(size, sg->length); |
218 | size -= amount; | |
65dbf343 | 219 | |
99eeb8df AV |
220 | if (cpu_is_at91rm9200()) { /* AT91RM9200 errata */ |
221 | int index; | |
222 | ||
223 | for (index = 0; index < (amount / 4); index++) | |
224 | *dmabuf++ = swab32(sgbuffer[index]); | |
225 | } | |
226 | else | |
227 | memcpy(dmabuf, sgbuffer, amount); | |
65dbf343 AV |
228 | |
229 | kunmap_atomic(sgbuffer, KM_BIO_SRC_IRQ); | |
230 | ||
231 | if (size == 0) | |
232 | break; | |
233 | } | |
234 | ||
235 | /* | |
236 | * Check that we didn't get a request to transfer | |
237 | * more data than can fit into the SG list. | |
238 | */ | |
239 | BUG_ON(size != 0); | |
240 | } | |
241 | ||
242 | /* | |
243 | * Prepare a dma read | |
244 | */ | |
e8d04d3d | 245 | static void at91_mci_pre_dma_read(struct at91mci_host *host) |
65dbf343 AV |
246 | { |
247 | int i; | |
248 | struct scatterlist *sg; | |
249 | struct mmc_command *cmd; | |
250 | struct mmc_data *data; | |
251 | ||
b44fb7a0 | 252 | pr_debug("pre dma read\n"); |
65dbf343 AV |
253 | |
254 | cmd = host->cmd; | |
255 | if (!cmd) { | |
b44fb7a0 | 256 | pr_debug("no command\n"); |
65dbf343 AV |
257 | return; |
258 | } | |
259 | ||
260 | data = cmd->data; | |
261 | if (!data) { | |
b44fb7a0 | 262 | pr_debug("no data\n"); |
65dbf343 AV |
263 | return; |
264 | } | |
265 | ||
266 | for (i = 0; i < 2; i++) { | |
267 | /* nothing left to transfer */ | |
268 | if (host->transfer_index >= data->sg_len) { | |
b44fb7a0 | 269 | pr_debug("Nothing left to transfer (index = %d)\n", host->transfer_index); |
65dbf343 AV |
270 | break; |
271 | } | |
272 | ||
273 | /* Check to see if this needs filling */ | |
274 | if (i == 0) { | |
93a3ddc2 | 275 | if (at91_mci_read(host, ATMEL_PDC_RCR) != 0) { |
b44fb7a0 | 276 | pr_debug("Transfer active in current\n"); |
65dbf343 AV |
277 | continue; |
278 | } | |
279 | } | |
280 | else { | |
93a3ddc2 | 281 | if (at91_mci_read(host, ATMEL_PDC_RNCR) != 0) { |
b44fb7a0 | 282 | pr_debug("Transfer active in next\n"); |
65dbf343 AV |
283 | continue; |
284 | } | |
285 | } | |
286 | ||
287 | /* Setup the next transfer */ | |
b44fb7a0 | 288 | pr_debug("Using transfer index %d\n", host->transfer_index); |
65dbf343 AV |
289 | |
290 | sg = &data->sg[host->transfer_index++]; | |
b44fb7a0 | 291 | pr_debug("sg = %p\n", sg); |
65dbf343 | 292 | |
45711f1a | 293 | sg->dma_address = dma_map_page(NULL, sg_page(sg), sg->offset, sg->length, DMA_FROM_DEVICE); |
65dbf343 | 294 | |
b44fb7a0 | 295 | pr_debug("dma address = %08X, length = %d\n", sg->dma_address, sg->length); |
65dbf343 AV |
296 | |
297 | if (i == 0) { | |
93a3ddc2 | 298 | at91_mci_write(host, ATMEL_PDC_RPR, sg->dma_address); |
80f92546 | 299 | at91_mci_write(host, ATMEL_PDC_RCR, (data->blksz & 0x3) ? sg->length : sg->length / 4); |
65dbf343 AV |
300 | } |
301 | else { | |
93a3ddc2 | 302 | at91_mci_write(host, ATMEL_PDC_RNPR, sg->dma_address); |
80f92546 | 303 | at91_mci_write(host, ATMEL_PDC_RNCR, (data->blksz & 0x3) ? sg->length : sg->length / 4); |
65dbf343 AV |
304 | } |
305 | } | |
306 | ||
b44fb7a0 | 307 | pr_debug("pre dma read done\n"); |
65dbf343 AV |
308 | } |
309 | ||
310 | /* | |
311 | * Handle after a dma read | |
312 | */ | |
e8d04d3d | 313 | static void at91_mci_post_dma_read(struct at91mci_host *host) |
65dbf343 AV |
314 | { |
315 | struct mmc_command *cmd; | |
316 | struct mmc_data *data; | |
317 | ||
b44fb7a0 | 318 | pr_debug("post dma read\n"); |
65dbf343 AV |
319 | |
320 | cmd = host->cmd; | |
321 | if (!cmd) { | |
b44fb7a0 | 322 | pr_debug("no command\n"); |
65dbf343 AV |
323 | return; |
324 | } | |
325 | ||
326 | data = cmd->data; | |
327 | if (!data) { | |
b44fb7a0 | 328 | pr_debug("no data\n"); |
65dbf343 AV |
329 | return; |
330 | } | |
331 | ||
332 | while (host->in_use_index < host->transfer_index) { | |
65dbf343 AV |
333 | struct scatterlist *sg; |
334 | ||
b44fb7a0 | 335 | pr_debug("finishing index %d\n", host->in_use_index); |
65dbf343 AV |
336 | |
337 | sg = &data->sg[host->in_use_index++]; | |
338 | ||
b44fb7a0 | 339 | pr_debug("Unmapping page %08X\n", sg->dma_address); |
65dbf343 AV |
340 | |
341 | dma_unmap_page(NULL, sg->dma_address, sg->length, DMA_FROM_DEVICE); | |
342 | ||
99eeb8df | 343 | if (cpu_is_at91rm9200()) { /* AT91RM9200 errata */ |
ed99c541 | 344 | unsigned int *buffer; |
99eeb8df | 345 | int index; |
65dbf343 | 346 | |
ed99c541 | 347 | /* Swap the contents of the buffer */ |
45711f1a | 348 | buffer = kmap_atomic(sg_page(sg), KM_BIO_SRC_IRQ) + sg->offset; |
ed99c541 NF |
349 | pr_debug("buffer = %p, length = %d\n", buffer, sg->length); |
350 | ||
99eeb8df AV |
351 | for (index = 0; index < (sg->length / 4); index++) |
352 | buffer[index] = swab32(buffer[index]); | |
ed99c541 NF |
353 | |
354 | kunmap_atomic(buffer, KM_BIO_SRC_IRQ); | |
65dbf343 | 355 | } |
99eeb8df | 356 | |
45711f1a | 357 | flush_dcache_page(sg_page(sg)); |
4ac24a87 NF |
358 | |
359 | data->bytes_xfered += sg->length; | |
65dbf343 AV |
360 | } |
361 | ||
362 | /* Is there another transfer to trigger? */ | |
363 | if (host->transfer_index < data->sg_len) | |
e8d04d3d | 364 | at91_mci_pre_dma_read(host); |
65dbf343 | 365 | else { |
ed99c541 | 366 | at91_mci_write(host, AT91_MCI_IDR, AT91_MCI_ENDRX); |
e0b19b83 | 367 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_RXBUFF); |
65dbf343 AV |
368 | } |
369 | ||
b44fb7a0 | 370 | pr_debug("post dma read done\n"); |
65dbf343 AV |
371 | } |
372 | ||
373 | /* | |
374 | * Handle transmitted data | |
375 | */ | |
376 | static void at91_mci_handle_transmitted(struct at91mci_host *host) | |
377 | { | |
378 | struct mmc_command *cmd; | |
379 | struct mmc_data *data; | |
380 | ||
b44fb7a0 | 381 | pr_debug("Handling the transmit\n"); |
65dbf343 AV |
382 | |
383 | /* Disable the transfer */ | |
93a3ddc2 | 384 | at91_mci_write(host, ATMEL_PDC_PTCR, ATMEL_PDC_RXTDIS | ATMEL_PDC_TXTDIS); |
65dbf343 AV |
385 | |
386 | /* Now wait for cmd ready */ | |
e0b19b83 | 387 | at91_mci_write(host, AT91_MCI_IDR, AT91_MCI_TXBUFE); |
65dbf343 AV |
388 | |
389 | cmd = host->cmd; | |
390 | if (!cmd) return; | |
391 | ||
392 | data = cmd->data; | |
393 | if (!data) return; | |
394 | ||
be0192aa | 395 | if (cmd->data->blocks > 1) { |
ed99c541 NF |
396 | pr_debug("multiple write : wait for BLKE...\n"); |
397 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_BLKE); | |
398 | } else | |
399 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_NOTBUSY); | |
4ac24a87 NF |
400 | } |
401 | ||
402 | /* | |
403 | * Update bytes tranfered count during a write operation | |
404 | */ | |
405 | static void at91_mci_update_bytes_xfered(struct at91mci_host *host) | |
406 | { | |
407 | struct mmc_data *data; | |
ed99c541 | 408 | |
4ac24a87 NF |
409 | /* always deal with the effective request (and not the current cmd) */ |
410 | ||
411 | if (host->request->cmd && host->request->cmd->error != 0) | |
412 | return; | |
413 | ||
414 | if (host->request->data) { | |
415 | data = host->request->data; | |
416 | if (data->flags & MMC_DATA_WRITE) { | |
417 | /* card is in IDLE mode now */ | |
418 | pr_debug("-> bytes_xfered %d, total_length = %d\n", | |
419 | data->bytes_xfered, host->total_length); | |
420 | data->bytes_xfered = host->total_length; | |
421 | } | |
422 | } | |
65dbf343 AV |
423 | } |
424 | ||
4ac24a87 | 425 | |
ed99c541 NF |
426 | /*Handle after command sent ready*/ |
427 | static int at91_mci_handle_cmdrdy(struct at91mci_host *host) | |
428 | { | |
429 | if (!host->cmd) | |
430 | return 1; | |
431 | else if (!host->cmd->data) { | |
432 | if (host->flags & FL_SENT_STOP) { | |
433 | /*After multi block write, we must wait for NOTBUSY*/ | |
434 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_NOTBUSY); | |
435 | } else return 1; | |
436 | } else if (host->cmd->data->flags & MMC_DATA_WRITE) { | |
437 | /*After sendding multi-block-write command, start DMA transfer*/ | |
4ac24a87 | 438 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_TXBUFE | AT91_MCI_BLKE); |
ed99c541 NF |
439 | at91_mci_write(host, ATMEL_PDC_PTCR, ATMEL_PDC_TXTEN); |
440 | } | |
441 | ||
442 | /* command not completed, have to wait */ | |
443 | return 0; | |
444 | } | |
445 | ||
446 | ||
65dbf343 AV |
447 | /* |
448 | * Enable the controller | |
449 | */ | |
e0b19b83 | 450 | static void at91_mci_enable(struct at91mci_host *host) |
65dbf343 | 451 | { |
ed99c541 NF |
452 | unsigned int mr; |
453 | ||
e0b19b83 | 454 | at91_mci_write(host, AT91_MCI_CR, AT91_MCI_MCIEN); |
f3a8efa9 | 455 | at91_mci_write(host, AT91_MCI_IDR, 0xffffffff); |
e0b19b83 | 456 | at91_mci_write(host, AT91_MCI_DTOR, AT91_MCI_DTOMUL_1M | AT91_MCI_DTOCYC); |
ed99c541 NF |
457 | mr = AT91_MCI_PDCMODE | 0x34a; |
458 | ||
459 | if (cpu_is_at91sam9260() || cpu_is_at91sam9263()) | |
460 | mr |= AT91_MCI_RDPROOF | AT91_MCI_WRPROOF; | |
461 | ||
462 | at91_mci_write(host, AT91_MCI_MR, mr); | |
99eeb8df AV |
463 | |
464 | /* use Slot A or B (only one at same time) */ | |
465 | at91_mci_write(host, AT91_MCI_SDCR, host->board->slot_b); | |
65dbf343 AV |
466 | } |
467 | ||
468 | /* | |
469 | * Disable the controller | |
470 | */ | |
e0b19b83 | 471 | static void at91_mci_disable(struct at91mci_host *host) |
65dbf343 | 472 | { |
e0b19b83 | 473 | at91_mci_write(host, AT91_MCI_CR, AT91_MCI_MCIDIS | AT91_MCI_SWRST); |
65dbf343 AV |
474 | } |
475 | ||
476 | /* | |
477 | * Send a command | |
65dbf343 | 478 | */ |
ed99c541 | 479 | static void at91_mci_send_command(struct at91mci_host *host, struct mmc_command *cmd) |
65dbf343 AV |
480 | { |
481 | unsigned int cmdr, mr; | |
482 | unsigned int block_length; | |
483 | struct mmc_data *data = cmd->data; | |
484 | ||
485 | unsigned int blocks; | |
486 | unsigned int ier = 0; | |
487 | ||
488 | host->cmd = cmd; | |
489 | ||
ed99c541 | 490 | /* Needed for leaving busy state before CMD1 */ |
e0b19b83 | 491 | if ((at91_mci_read(host, AT91_MCI_SR) & AT91_MCI_RTOE) && (cmd->opcode == 1)) { |
b44fb7a0 | 492 | pr_debug("Clearing timeout\n"); |
e0b19b83 AV |
493 | at91_mci_write(host, AT91_MCI_ARGR, 0); |
494 | at91_mci_write(host, AT91_MCI_CMDR, AT91_MCI_OPDCMD); | |
495 | while (!(at91_mci_read(host, AT91_MCI_SR) & AT91_MCI_CMDRDY)) { | |
65dbf343 | 496 | /* spin */ |
e0b19b83 | 497 | pr_debug("Clearing: SR = %08X\n", at91_mci_read(host, AT91_MCI_SR)); |
65dbf343 AV |
498 | } |
499 | } | |
ed99c541 | 500 | |
65dbf343 AV |
501 | cmdr = cmd->opcode; |
502 | ||
503 | if (mmc_resp_type(cmd) == MMC_RSP_NONE) | |
504 | cmdr |= AT91_MCI_RSPTYP_NONE; | |
505 | else { | |
506 | /* if a response is expected then allow maximum response latancy */ | |
507 | cmdr |= AT91_MCI_MAXLAT; | |
508 | /* set 136 bit response for R2, 48 bit response otherwise */ | |
509 | if (mmc_resp_type(cmd) == MMC_RSP_R2) | |
510 | cmdr |= AT91_MCI_RSPTYP_136; | |
511 | else | |
512 | cmdr |= AT91_MCI_RSPTYP_48; | |
513 | } | |
514 | ||
515 | if (data) { | |
1d4de9ed | 516 | |
80f92546 | 517 | if ( cpu_is_at91rm9200() && (data->blksz & 0x3) ) { |
1d4de9ed MP |
518 | pr_debug("Unsupported block size\n"); |
519 | cmd->error = -EINVAL; | |
520 | mmc_request_done(host->mmc, host->request); | |
521 | return; | |
522 | } | |
523 | ||
a3fd4a1b | 524 | block_length = data->blksz; |
65dbf343 AV |
525 | blocks = data->blocks; |
526 | ||
527 | /* always set data start - also set direction flag for read */ | |
528 | if (data->flags & MMC_DATA_READ) | |
529 | cmdr |= (AT91_MCI_TRDIR | AT91_MCI_TRCMD_START); | |
530 | else if (data->flags & MMC_DATA_WRITE) | |
531 | cmdr |= AT91_MCI_TRCMD_START; | |
532 | ||
533 | if (data->flags & MMC_DATA_STREAM) | |
534 | cmdr |= AT91_MCI_TRTYP_STREAM; | |
be0192aa | 535 | if (data->blocks > 1) |
65dbf343 AV |
536 | cmdr |= AT91_MCI_TRTYP_MULTIPLE; |
537 | } | |
538 | else { | |
539 | block_length = 0; | |
540 | blocks = 0; | |
541 | } | |
542 | ||
b6cedb38 | 543 | if (host->flags & FL_SENT_STOP) |
65dbf343 AV |
544 | cmdr |= AT91_MCI_TRCMD_STOP; |
545 | ||
546 | if (host->bus_mode == MMC_BUSMODE_OPENDRAIN) | |
547 | cmdr |= AT91_MCI_OPDCMD; | |
548 | ||
549 | /* | |
550 | * Set the arguments and send the command | |
551 | */ | |
f3a8efa9 | 552 | pr_debug("Sending command %d as %08X, arg = %08X, blocks = %d, length = %d (MR = %08X)\n", |
e0b19b83 | 553 | cmd->opcode, cmdr, cmd->arg, blocks, block_length, at91_mci_read(host, AT91_MCI_MR)); |
65dbf343 AV |
554 | |
555 | if (!data) { | |
93a3ddc2 AV |
556 | at91_mci_write(host, ATMEL_PDC_PTCR, ATMEL_PDC_TXTDIS | ATMEL_PDC_RXTDIS); |
557 | at91_mci_write(host, ATMEL_PDC_RPR, 0); | |
558 | at91_mci_write(host, ATMEL_PDC_RCR, 0); | |
559 | at91_mci_write(host, ATMEL_PDC_RNPR, 0); | |
560 | at91_mci_write(host, ATMEL_PDC_RNCR, 0); | |
561 | at91_mci_write(host, ATMEL_PDC_TPR, 0); | |
562 | at91_mci_write(host, ATMEL_PDC_TCR, 0); | |
563 | at91_mci_write(host, ATMEL_PDC_TNPR, 0); | |
564 | at91_mci_write(host, ATMEL_PDC_TNCR, 0); | |
ed99c541 NF |
565 | ier = AT91_MCI_CMDRDY; |
566 | } else { | |
567 | /* zero block length and PDC mode */ | |
568 | mr = at91_mci_read(host, AT91_MCI_MR) & 0x7fff; | |
80f92546 MP |
569 | mr |= (data->blksz & 0x3) ? AT91_MCI_PDCFBYTE : 0; |
570 | mr |= (block_length << 16); | |
571 | mr |= AT91_MCI_PDCMODE; | |
572 | at91_mci_write(host, AT91_MCI_MR, mr); | |
e0b19b83 | 573 | |
c5a89c6c MP |
574 | if (!cpu_is_at91rm9200()) |
575 | at91_mci_write(host, AT91_MCI_BLKR, | |
576 | AT91_MCI_BLKR_BCNT(blocks) | | |
577 | AT91_MCI_BLKR_BLKLEN(block_length)); | |
578 | ||
ed99c541 NF |
579 | /* |
580 | * Disable the PDC controller | |
581 | */ | |
582 | at91_mci_write(host, ATMEL_PDC_PTCR, ATMEL_PDC_RXTDIS | ATMEL_PDC_TXTDIS); | |
65dbf343 | 583 | |
ed99c541 NF |
584 | if (cmdr & AT91_MCI_TRCMD_START) { |
585 | data->bytes_xfered = 0; | |
586 | host->transfer_index = 0; | |
587 | host->in_use_index = 0; | |
588 | if (cmdr & AT91_MCI_TRDIR) { | |
589 | /* | |
590 | * Handle a read | |
591 | */ | |
592 | host->buffer = NULL; | |
593 | host->total_length = 0; | |
594 | ||
595 | at91_mci_pre_dma_read(host); | |
596 | ier = AT91_MCI_ENDRX /* | AT91_MCI_RXBUFF */; | |
597 | } | |
598 | else { | |
599 | /* | |
600 | * Handle a write | |
601 | */ | |
602 | host->total_length = block_length * blocks; | |
603 | host->buffer = dma_alloc_coherent(NULL, | |
604 | host->total_length, | |
605 | &host->physical_address, GFP_KERNEL); | |
606 | ||
607 | at91_mci_sg_to_dma(host, data); | |
608 | ||
609 | pr_debug("Transmitting %d bytes\n", host->total_length); | |
610 | ||
611 | at91_mci_write(host, ATMEL_PDC_TPR, host->physical_address); | |
80f92546 MP |
612 | at91_mci_write(host, ATMEL_PDC_TCR, (data->blksz & 0x3) ? |
613 | host->total_length : host->total_length / 4); | |
614 | ||
ed99c541 NF |
615 | ier = AT91_MCI_CMDRDY; |
616 | } | |
65dbf343 AV |
617 | } |
618 | } | |
619 | ||
620 | /* | |
621 | * Send the command and then enable the PDC - not the other way round as | |
622 | * the data sheet says | |
623 | */ | |
624 | ||
e0b19b83 AV |
625 | at91_mci_write(host, AT91_MCI_ARGR, cmd->arg); |
626 | at91_mci_write(host, AT91_MCI_CMDR, cmdr); | |
65dbf343 AV |
627 | |
628 | if (cmdr & AT91_MCI_TRCMD_START) { | |
629 | if (cmdr & AT91_MCI_TRDIR) | |
93a3ddc2 | 630 | at91_mci_write(host, ATMEL_PDC_PTCR, ATMEL_PDC_RXTEN); |
65dbf343 | 631 | } |
65dbf343 | 632 | |
ed99c541 | 633 | /* Enable selected interrupts */ |
df05a303 | 634 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_ERRORS | ier); |
65dbf343 AV |
635 | } |
636 | ||
637 | /* | |
638 | * Process the next step in the request | |
639 | */ | |
e8d04d3d | 640 | static void at91_mci_process_next(struct at91mci_host *host) |
65dbf343 AV |
641 | { |
642 | if (!(host->flags & FL_SENT_COMMAND)) { | |
643 | host->flags |= FL_SENT_COMMAND; | |
ed99c541 | 644 | at91_mci_send_command(host, host->request->cmd); |
65dbf343 AV |
645 | } |
646 | else if ((!(host->flags & FL_SENT_STOP)) && host->request->stop) { | |
647 | host->flags |= FL_SENT_STOP; | |
ed99c541 | 648 | at91_mci_send_command(host, host->request->stop); |
e181dce8 MP |
649 | } else { |
650 | del_timer(&host->timer); | |
c5a89c6c MP |
651 | /* the at91rm9200 mci controller hangs after some transfers, |
652 | * and the workaround is to reset it after each transfer. | |
653 | */ | |
654 | if (cpu_is_at91rm9200()) | |
655 | at91_reset_host(host); | |
65dbf343 | 656 | mmc_request_done(host->mmc, host->request); |
e181dce8 | 657 | } |
65dbf343 AV |
658 | } |
659 | ||
660 | /* | |
661 | * Handle a command that has been completed | |
662 | */ | |
e8d04d3d | 663 | static void at91_mci_completed_command(struct at91mci_host *host) |
65dbf343 AV |
664 | { |
665 | struct mmc_command *cmd = host->cmd; | |
666 | unsigned int status; | |
667 | ||
e0b19b83 | 668 | at91_mci_write(host, AT91_MCI_IDR, 0xffffffff); |
65dbf343 | 669 | |
e0b19b83 AV |
670 | cmd->resp[0] = at91_mci_read(host, AT91_MCI_RSPR(0)); |
671 | cmd->resp[1] = at91_mci_read(host, AT91_MCI_RSPR(1)); | |
672 | cmd->resp[2] = at91_mci_read(host, AT91_MCI_RSPR(2)); | |
673 | cmd->resp[3] = at91_mci_read(host, AT91_MCI_RSPR(3)); | |
65dbf343 AV |
674 | |
675 | if (host->buffer) { | |
676 | dma_free_coherent(NULL, host->total_length, host->buffer, host->physical_address); | |
677 | host->buffer = NULL; | |
678 | } | |
679 | ||
e0b19b83 | 680 | status = at91_mci_read(host, AT91_MCI_SR); |
65dbf343 | 681 | |
b44fb7a0 | 682 | pr_debug("Status = %08X [%08X %08X %08X %08X]\n", |
65dbf343 AV |
683 | status, cmd->resp[0], cmd->resp[1], cmd->resp[2], cmd->resp[3]); |
684 | ||
9e3866b5 | 685 | if (status & AT91_MCI_ERRORS) { |
b6cedb38 | 686 | if ((status & AT91_MCI_RCRCE) && !(mmc_resp_type(cmd) & MMC_RSP_CRC)) { |
17b0429d | 687 | cmd->error = 0; |
65dbf343 AV |
688 | } |
689 | else { | |
690 | if (status & (AT91_MCI_RTOE | AT91_MCI_DTOE)) | |
17b0429d | 691 | cmd->error = -ETIMEDOUT; |
65dbf343 | 692 | else if (status & (AT91_MCI_RCRCE | AT91_MCI_DCRCE)) |
17b0429d | 693 | cmd->error = -EILSEQ; |
65dbf343 | 694 | else |
17b0429d | 695 | cmd->error = -EIO; |
65dbf343 | 696 | |
b44fb7a0 | 697 | pr_debug("Error detected and set to %d (cmd = %d, retries = %d)\n", |
65dbf343 AV |
698 | cmd->error, cmd->opcode, cmd->retries); |
699 | } | |
700 | } | |
701 | else | |
17b0429d | 702 | cmd->error = 0; |
65dbf343 | 703 | |
e8d04d3d | 704 | at91_mci_process_next(host); |
65dbf343 AV |
705 | } |
706 | ||
707 | /* | |
708 | * Handle an MMC request | |
709 | */ | |
710 | static void at91_mci_request(struct mmc_host *mmc, struct mmc_request *mrq) | |
711 | { | |
712 | struct at91mci_host *host = mmc_priv(mmc); | |
713 | host->request = mrq; | |
714 | host->flags = 0; | |
715 | ||
e181dce8 MP |
716 | mod_timer(&host->timer, jiffies + HZ); |
717 | ||
e8d04d3d | 718 | at91_mci_process_next(host); |
65dbf343 AV |
719 | } |
720 | ||
721 | /* | |
722 | * Set the IOS | |
723 | */ | |
724 | static void at91_mci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) | |
725 | { | |
726 | int clkdiv; | |
727 | struct at91mci_host *host = mmc_priv(mmc); | |
3dd3b039 | 728 | unsigned long at91_master_clock = clk_get_rate(host->mci_clk); |
65dbf343 | 729 | |
b44fb7a0 | 730 | host->bus_mode = ios->bus_mode; |
65dbf343 AV |
731 | |
732 | if (ios->clock == 0) { | |
733 | /* Disable the MCI controller */ | |
e0b19b83 | 734 | at91_mci_write(host, AT91_MCI_CR, AT91_MCI_MCIDIS); |
65dbf343 AV |
735 | clkdiv = 0; |
736 | } | |
737 | else { | |
738 | /* Enable the MCI controller */ | |
e0b19b83 | 739 | at91_mci_write(host, AT91_MCI_CR, AT91_MCI_MCIEN); |
65dbf343 AV |
740 | |
741 | if ((at91_master_clock % (ios->clock * 2)) == 0) | |
742 | clkdiv = ((at91_master_clock / ios->clock) / 2) - 1; | |
743 | else | |
744 | clkdiv = (at91_master_clock / ios->clock) / 2; | |
745 | ||
b44fb7a0 | 746 | pr_debug("clkdiv = %d. mcck = %ld\n", clkdiv, |
65dbf343 AV |
747 | at91_master_clock / (2 * (clkdiv + 1))); |
748 | } | |
749 | if (ios->bus_width == MMC_BUS_WIDTH_4 && host->board->wire4) { | |
b44fb7a0 | 750 | pr_debug("MMC: Setting controller bus width to 4\n"); |
e0b19b83 | 751 | at91_mci_write(host, AT91_MCI_SDCR, at91_mci_read(host, AT91_MCI_SDCR) | AT91_MCI_SDCBUS); |
65dbf343 AV |
752 | } |
753 | else { | |
b44fb7a0 | 754 | pr_debug("MMC: Setting controller bus width to 1\n"); |
e0b19b83 | 755 | at91_mci_write(host, AT91_MCI_SDCR, at91_mci_read(host, AT91_MCI_SDCR) & ~AT91_MCI_SDCBUS); |
65dbf343 AV |
756 | } |
757 | ||
758 | /* Set the clock divider */ | |
e0b19b83 | 759 | at91_mci_write(host, AT91_MCI_MR, (at91_mci_read(host, AT91_MCI_MR) & ~AT91_MCI_CLKDIV) | clkdiv); |
65dbf343 AV |
760 | |
761 | /* maybe switch power to the card */ | |
b44fb7a0 | 762 | if (host->board->vcc_pin) { |
65dbf343 AV |
763 | switch (ios->power_mode) { |
764 | case MMC_POWER_OFF: | |
6e996ee8 | 765 | gpio_set_value(host->board->vcc_pin, 0); |
65dbf343 AV |
766 | break; |
767 | case MMC_POWER_UP: | |
6e996ee8 | 768 | gpio_set_value(host->board->vcc_pin, 1); |
65dbf343 | 769 | break; |
e5c0ef90 MP |
770 | case MMC_POWER_ON: |
771 | break; | |
772 | default: | |
773 | WARN_ON(1); | |
65dbf343 AV |
774 | } |
775 | } | |
776 | } | |
777 | ||
778 | /* | |
779 | * Handle an interrupt | |
780 | */ | |
7d12e780 | 781 | static irqreturn_t at91_mci_irq(int irq, void *devid) |
65dbf343 AV |
782 | { |
783 | struct at91mci_host *host = devid; | |
784 | int completed = 0; | |
df05a303 | 785 | unsigned int int_status, int_mask; |
65dbf343 | 786 | |
e0b19b83 | 787 | int_status = at91_mci_read(host, AT91_MCI_SR); |
df05a303 | 788 | int_mask = at91_mci_read(host, AT91_MCI_IMR); |
37b758e8 | 789 | |
f3a8efa9 | 790 | pr_debug("MCI irq: status = %08X, %08X, %08X\n", int_status, int_mask, |
df05a303 | 791 | int_status & int_mask); |
37b758e8 | 792 | |
df05a303 AV |
793 | int_status = int_status & int_mask; |
794 | ||
795 | if (int_status & AT91_MCI_ERRORS) { | |
65dbf343 | 796 | completed = 1; |
37b758e8 | 797 | |
df05a303 AV |
798 | if (int_status & AT91_MCI_UNRE) |
799 | pr_debug("MMC: Underrun error\n"); | |
800 | if (int_status & AT91_MCI_OVRE) | |
801 | pr_debug("MMC: Overrun error\n"); | |
802 | if (int_status & AT91_MCI_DTOE) | |
803 | pr_debug("MMC: Data timeout\n"); | |
804 | if (int_status & AT91_MCI_DCRCE) | |
805 | pr_debug("MMC: CRC error in data\n"); | |
806 | if (int_status & AT91_MCI_RTOE) | |
807 | pr_debug("MMC: Response timeout\n"); | |
808 | if (int_status & AT91_MCI_RENDE) | |
809 | pr_debug("MMC: Response end bit error\n"); | |
810 | if (int_status & AT91_MCI_RCRCE) | |
811 | pr_debug("MMC: Response CRC error\n"); | |
812 | if (int_status & AT91_MCI_RDIRE) | |
813 | pr_debug("MMC: Response direction error\n"); | |
814 | if (int_status & AT91_MCI_RINDE) | |
815 | pr_debug("MMC: Response index error\n"); | |
816 | } else { | |
817 | /* Only continue processing if no errors */ | |
65dbf343 | 818 | |
65dbf343 | 819 | if (int_status & AT91_MCI_TXBUFE) { |
b44fb7a0 | 820 | pr_debug("TX buffer empty\n"); |
65dbf343 AV |
821 | at91_mci_handle_transmitted(host); |
822 | } | |
823 | ||
ed99c541 NF |
824 | if (int_status & AT91_MCI_ENDRX) { |
825 | pr_debug("ENDRX\n"); | |
826 | at91_mci_post_dma_read(host); | |
827 | } | |
828 | ||
65dbf343 | 829 | if (int_status & AT91_MCI_RXBUFF) { |
b44fb7a0 | 830 | pr_debug("RX buffer full\n"); |
ed99c541 NF |
831 | at91_mci_write(host, ATMEL_PDC_PTCR, ATMEL_PDC_RXTDIS | ATMEL_PDC_TXTDIS); |
832 | at91_mci_write(host, AT91_MCI_IDR, AT91_MCI_RXBUFF | AT91_MCI_ENDRX); | |
833 | completed = 1; | |
65dbf343 AV |
834 | } |
835 | ||
df05a303 | 836 | if (int_status & AT91_MCI_ENDTX) |
b44fb7a0 | 837 | pr_debug("Transmit has ended\n"); |
65dbf343 | 838 | |
65dbf343 | 839 | if (int_status & AT91_MCI_NOTBUSY) { |
b44fb7a0 | 840 | pr_debug("Card is ready\n"); |
4ac24a87 | 841 | at91_mci_update_bytes_xfered(host); |
ed99c541 | 842 | completed = 1; |
65dbf343 AV |
843 | } |
844 | ||
df05a303 | 845 | if (int_status & AT91_MCI_DTIP) |
b44fb7a0 | 846 | pr_debug("Data transfer in progress\n"); |
65dbf343 | 847 | |
ed99c541 | 848 | if (int_status & AT91_MCI_BLKE) { |
b44fb7a0 | 849 | pr_debug("Block transfer has ended\n"); |
4ac24a87 NF |
850 | if (host->request->data && host->request->data->blocks > 1) { |
851 | /* multi block write : complete multi write | |
852 | * command and send stop */ | |
853 | completed = 1; | |
854 | } else { | |
855 | at91_mci_write(host, AT91_MCI_IER, AT91_MCI_NOTBUSY); | |
856 | } | |
ed99c541 | 857 | } |
65dbf343 | 858 | |
df05a303 | 859 | if (int_status & AT91_MCI_TXRDY) |
b44fb7a0 | 860 | pr_debug("Ready to transmit\n"); |
65dbf343 | 861 | |
df05a303 | 862 | if (int_status & AT91_MCI_RXRDY) |
b44fb7a0 | 863 | pr_debug("Ready to receive\n"); |
65dbf343 AV |
864 | |
865 | if (int_status & AT91_MCI_CMDRDY) { | |
b44fb7a0 | 866 | pr_debug("Command ready\n"); |
ed99c541 | 867 | completed = at91_mci_handle_cmdrdy(host); |
65dbf343 AV |
868 | } |
869 | } | |
65dbf343 AV |
870 | |
871 | if (completed) { | |
b44fb7a0 | 872 | pr_debug("Completed command\n"); |
e0b19b83 | 873 | at91_mci_write(host, AT91_MCI_IDR, 0xffffffff); |
e8d04d3d | 874 | at91_mci_completed_command(host); |
df05a303 AV |
875 | } else |
876 | at91_mci_write(host, AT91_MCI_IDR, int_status); | |
65dbf343 AV |
877 | |
878 | return IRQ_HANDLED; | |
879 | } | |
880 | ||
7d12e780 | 881 | static irqreturn_t at91_mmc_det_irq(int irq, void *_host) |
65dbf343 AV |
882 | { |
883 | struct at91mci_host *host = _host; | |
6e996ee8 | 884 | int present = !gpio_get_value(irq_to_gpio(irq)); |
65dbf343 AV |
885 | |
886 | /* | |
887 | * we expect this irq on both insert and remove, | |
888 | * and use a short delay to debounce. | |
889 | */ | |
890 | if (present != host->present) { | |
891 | host->present = present; | |
b44fb7a0 | 892 | pr_debug("%s: card %s\n", mmc_hostname(host->mmc), |
65dbf343 AV |
893 | present ? "insert" : "remove"); |
894 | if (!present) { | |
b44fb7a0 | 895 | pr_debug("****** Resetting SD-card bus width ******\n"); |
99eeb8df | 896 | at91_mci_write(host, AT91_MCI_SDCR, at91_mci_read(host, AT91_MCI_SDCR) & ~AT91_MCI_SDCBUS); |
65dbf343 AV |
897 | } |
898 | mmc_detect_change(host->mmc, msecs_to_jiffies(100)); | |
899 | } | |
900 | return IRQ_HANDLED; | |
901 | } | |
902 | ||
a26b498c | 903 | static int at91_mci_get_ro(struct mmc_host *mmc) |
65dbf343 | 904 | { |
65dbf343 AV |
905 | struct at91mci_host *host = mmc_priv(mmc); |
906 | ||
08f80bb5 AV |
907 | if (host->board->wp_pin) |
908 | return !!gpio_get_value(host->board->wp_pin); | |
909 | /* | |
910 | * Board doesn't support read only detection; let the mmc core | |
911 | * decide what to do. | |
912 | */ | |
913 | return -ENOSYS; | |
65dbf343 AV |
914 | } |
915 | ||
ab7aefd0 | 916 | static const struct mmc_host_ops at91_mci_ops = { |
65dbf343 AV |
917 | .request = at91_mci_request, |
918 | .set_ios = at91_mci_set_ios, | |
919 | .get_ro = at91_mci_get_ro, | |
920 | }; | |
921 | ||
922 | /* | |
923 | * Probe for the device | |
924 | */ | |
a26b498c | 925 | static int __init at91_mci_probe(struct platform_device *pdev) |
65dbf343 AV |
926 | { |
927 | struct mmc_host *mmc; | |
928 | struct at91mci_host *host; | |
17ea0595 | 929 | struct resource *res; |
65dbf343 AV |
930 | int ret; |
931 | ||
17ea0595 AV |
932 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
933 | if (!res) | |
934 | return -ENXIO; | |
935 | ||
936 | if (!request_mem_region(res->start, res->end - res->start + 1, DRIVER_NAME)) | |
937 | return -EBUSY; | |
938 | ||
65dbf343 AV |
939 | mmc = mmc_alloc_host(sizeof(struct at91mci_host), &pdev->dev); |
940 | if (!mmc) { | |
6e996ee8 DB |
941 | ret = -ENOMEM; |
942 | dev_dbg(&pdev->dev, "couldn't allocate mmc host\n"); | |
943 | goto fail6; | |
65dbf343 AV |
944 | } |
945 | ||
946 | mmc->ops = &at91_mci_ops; | |
947 | mmc->f_min = 375000; | |
948 | mmc->f_max = 25000000; | |
949 | mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34; | |
3eb99a7b | 950 | mmc->caps = MMC_CAP_MULTIWRITE; |
65dbf343 | 951 | |
fe4a3c7a | 952 | mmc->max_blk_size = 4095; |
55db890a | 953 | mmc->max_blk_count = mmc->max_req_size; |
fe4a3c7a | 954 | |
65dbf343 AV |
955 | host = mmc_priv(mmc); |
956 | host->mmc = mmc; | |
957 | host->buffer = NULL; | |
958 | host->bus_mode = 0; | |
959 | host->board = pdev->dev.platform_data; | |
960 | if (host->board->wire4) { | |
ed99c541 NF |
961 | if (cpu_is_at91sam9260() || cpu_is_at91sam9263()) |
962 | mmc->caps |= MMC_CAP_4_BIT_DATA; | |
963 | else | |
6e996ee8 | 964 | dev_warn(&pdev->dev, "4 wire bus mode not supported" |
ed99c541 | 965 | " - using 1 wire\n"); |
65dbf343 AV |
966 | } |
967 | ||
6e996ee8 DB |
968 | /* |
969 | * Reserve GPIOs ... board init code makes sure these pins are set | |
970 | * up as GPIOs with the right direction (input, except for vcc) | |
971 | */ | |
972 | if (host->board->det_pin) { | |
973 | ret = gpio_request(host->board->det_pin, "mmc_detect"); | |
974 | if (ret < 0) { | |
975 | dev_dbg(&pdev->dev, "couldn't claim card detect pin\n"); | |
976 | goto fail5; | |
977 | } | |
978 | } | |
979 | if (host->board->wp_pin) { | |
980 | ret = gpio_request(host->board->wp_pin, "mmc_wp"); | |
981 | if (ret < 0) { | |
982 | dev_dbg(&pdev->dev, "couldn't claim wp sense pin\n"); | |
983 | goto fail4; | |
984 | } | |
985 | } | |
986 | if (host->board->vcc_pin) { | |
987 | ret = gpio_request(host->board->vcc_pin, "mmc_vcc"); | |
988 | if (ret < 0) { | |
989 | dev_dbg(&pdev->dev, "couldn't claim vcc switch pin\n"); | |
990 | goto fail3; | |
991 | } | |
992 | } | |
993 | ||
65dbf343 AV |
994 | /* |
995 | * Get Clock | |
996 | */ | |
3dd3b039 AV |
997 | host->mci_clk = clk_get(&pdev->dev, "mci_clk"); |
998 | if (IS_ERR(host->mci_clk)) { | |
6e996ee8 DB |
999 | ret = -ENODEV; |
1000 | dev_dbg(&pdev->dev, "no mci_clk?\n"); | |
1001 | goto fail2; | |
65dbf343 | 1002 | } |
65dbf343 | 1003 | |
17ea0595 AV |
1004 | /* |
1005 | * Map I/O region | |
1006 | */ | |
1007 | host->baseaddr = ioremap(res->start, res->end - res->start + 1); | |
1008 | if (!host->baseaddr) { | |
6e996ee8 DB |
1009 | ret = -ENOMEM; |
1010 | goto fail1; | |
17ea0595 | 1011 | } |
e0b19b83 AV |
1012 | |
1013 | /* | |
1014 | * Reset hardware | |
1015 | */ | |
3dd3b039 | 1016 | clk_enable(host->mci_clk); /* Enable the peripheral clock */ |
e0b19b83 AV |
1017 | at91_mci_disable(host); |
1018 | at91_mci_enable(host); | |
1019 | ||
65dbf343 AV |
1020 | /* |
1021 | * Allocate the MCI interrupt | |
1022 | */ | |
17ea0595 | 1023 | host->irq = platform_get_irq(pdev, 0); |
6e996ee8 DB |
1024 | ret = request_irq(host->irq, at91_mci_irq, IRQF_SHARED, |
1025 | mmc_hostname(mmc), host); | |
65dbf343 | 1026 | if (ret) { |
6e996ee8 DB |
1027 | dev_dbg(&pdev->dev, "request MCI interrupt failed\n"); |
1028 | goto fail0; | |
65dbf343 AV |
1029 | } |
1030 | ||
1031 | platform_set_drvdata(pdev, mmc); | |
1032 | ||
1033 | /* | |
1034 | * Add host to MMC layer | |
1035 | */ | |
63b66438 | 1036 | if (host->board->det_pin) { |
6e996ee8 | 1037 | host->present = !gpio_get_value(host->board->det_pin); |
63b66438 | 1038 | } |
65dbf343 AV |
1039 | else |
1040 | host->present = -1; | |
1041 | ||
1042 | mmc_add_host(mmc); | |
1043 | ||
e181dce8 MP |
1044 | setup_timer(&host->timer, at91_timeout_timer, (unsigned long)host); |
1045 | ||
65dbf343 AV |
1046 | /* |
1047 | * monitor card insertion/removal if we can | |
1048 | */ | |
1049 | if (host->board->det_pin) { | |
6e996ee8 DB |
1050 | ret = request_irq(gpio_to_irq(host->board->det_pin), |
1051 | at91_mmc_det_irq, 0, mmc_hostname(mmc), host); | |
65dbf343 | 1052 | if (ret) |
6e996ee8 DB |
1053 | dev_warn(&pdev->dev, "request MMC detect irq failed\n"); |
1054 | else | |
1055 | device_init_wakeup(&pdev->dev, 1); | |
65dbf343 AV |
1056 | } |
1057 | ||
f3a8efa9 | 1058 | pr_debug("Added MCI driver\n"); |
65dbf343 AV |
1059 | |
1060 | return 0; | |
6e996ee8 DB |
1061 | |
1062 | fail0: | |
1063 | clk_disable(host->mci_clk); | |
1064 | iounmap(host->baseaddr); | |
1065 | fail1: | |
1066 | clk_put(host->mci_clk); | |
1067 | fail2: | |
1068 | if (host->board->vcc_pin) | |
1069 | gpio_free(host->board->vcc_pin); | |
1070 | fail3: | |
1071 | if (host->board->wp_pin) | |
1072 | gpio_free(host->board->wp_pin); | |
1073 | fail4: | |
1074 | if (host->board->det_pin) | |
1075 | gpio_free(host->board->det_pin); | |
1076 | fail5: | |
1077 | mmc_free_host(mmc); | |
1078 | fail6: | |
1079 | release_mem_region(res->start, res->end - res->start + 1); | |
1080 | dev_err(&pdev->dev, "probe failed, err %d\n", ret); | |
1081 | return ret; | |
65dbf343 AV |
1082 | } |
1083 | ||
1084 | /* | |
1085 | * Remove a device | |
1086 | */ | |
a26b498c | 1087 | static int __exit at91_mci_remove(struct platform_device *pdev) |
65dbf343 AV |
1088 | { |
1089 | struct mmc_host *mmc = platform_get_drvdata(pdev); | |
1090 | struct at91mci_host *host; | |
17ea0595 | 1091 | struct resource *res; |
65dbf343 AV |
1092 | |
1093 | if (!mmc) | |
1094 | return -1; | |
1095 | ||
1096 | host = mmc_priv(mmc); | |
1097 | ||
e0cda54e | 1098 | if (host->board->det_pin) { |
6e996ee8 DB |
1099 | if (device_can_wakeup(&pdev->dev)) |
1100 | free_irq(gpio_to_irq(host->board->det_pin), host); | |
63b66438 | 1101 | device_init_wakeup(&pdev->dev, 0); |
6e996ee8 | 1102 | gpio_free(host->board->det_pin); |
65dbf343 AV |
1103 | } |
1104 | ||
e0b19b83 | 1105 | at91_mci_disable(host); |
e181dce8 | 1106 | del_timer_sync(&host->timer); |
17ea0595 AV |
1107 | mmc_remove_host(mmc); |
1108 | free_irq(host->irq, host); | |
65dbf343 | 1109 | |
3dd3b039 AV |
1110 | clk_disable(host->mci_clk); /* Disable the peripheral clock */ |
1111 | clk_put(host->mci_clk); | |
65dbf343 | 1112 | |
6e996ee8 DB |
1113 | if (host->board->vcc_pin) |
1114 | gpio_free(host->board->vcc_pin); | |
1115 | if (host->board->wp_pin) | |
1116 | gpio_free(host->board->wp_pin); | |
1117 | ||
17ea0595 AV |
1118 | iounmap(host->baseaddr); |
1119 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1120 | release_mem_region(res->start, res->end - res->start + 1); | |
65dbf343 | 1121 | |
17ea0595 AV |
1122 | mmc_free_host(mmc); |
1123 | platform_set_drvdata(pdev, NULL); | |
b44fb7a0 | 1124 | pr_debug("MCI Removed\n"); |
65dbf343 AV |
1125 | |
1126 | return 0; | |
1127 | } | |
1128 | ||
1129 | #ifdef CONFIG_PM | |
1130 | static int at91_mci_suspend(struct platform_device *pdev, pm_message_t state) | |
1131 | { | |
1132 | struct mmc_host *mmc = platform_get_drvdata(pdev); | |
63b66438 | 1133 | struct at91mci_host *host = mmc_priv(mmc); |
65dbf343 AV |
1134 | int ret = 0; |
1135 | ||
e0cda54e | 1136 | if (host->board->det_pin && device_may_wakeup(&pdev->dev)) |
63b66438 MP |
1137 | enable_irq_wake(host->board->det_pin); |
1138 | ||
65dbf343 AV |
1139 | if (mmc) |
1140 | ret = mmc_suspend_host(mmc, state); | |
1141 | ||
1142 | return ret; | |
1143 | } | |
1144 | ||
1145 | static int at91_mci_resume(struct platform_device *pdev) | |
1146 | { | |
1147 | struct mmc_host *mmc = platform_get_drvdata(pdev); | |
63b66438 | 1148 | struct at91mci_host *host = mmc_priv(mmc); |
65dbf343 AV |
1149 | int ret = 0; |
1150 | ||
e0cda54e | 1151 | if (host->board->det_pin && device_may_wakeup(&pdev->dev)) |
63b66438 MP |
1152 | disable_irq_wake(host->board->det_pin); |
1153 | ||
65dbf343 AV |
1154 | if (mmc) |
1155 | ret = mmc_resume_host(mmc); | |
1156 | ||
1157 | return ret; | |
1158 | } | |
1159 | #else | |
1160 | #define at91_mci_suspend NULL | |
1161 | #define at91_mci_resume NULL | |
1162 | #endif | |
1163 | ||
1164 | static struct platform_driver at91_mci_driver = { | |
a26b498c | 1165 | .remove = __exit_p(at91_mci_remove), |
65dbf343 AV |
1166 | .suspend = at91_mci_suspend, |
1167 | .resume = at91_mci_resume, | |
1168 | .driver = { | |
1169 | .name = DRIVER_NAME, | |
1170 | .owner = THIS_MODULE, | |
1171 | }, | |
1172 | }; | |
1173 | ||
1174 | static int __init at91_mci_init(void) | |
1175 | { | |
a26b498c | 1176 | return platform_driver_probe(&at91_mci_driver, at91_mci_probe); |
65dbf343 AV |
1177 | } |
1178 | ||
1179 | static void __exit at91_mci_exit(void) | |
1180 | { | |
1181 | platform_driver_unregister(&at91_mci_driver); | |
1182 | } | |
1183 | ||
1184 | module_init(at91_mci_init); | |
1185 | module_exit(at91_mci_exit); | |
1186 | ||
1187 | MODULE_DESCRIPTION("AT91 Multimedia Card Interface driver"); | |
1188 | MODULE_AUTHOR("Nick Randell"); | |
1189 | MODULE_LICENSE("GPL"); | |
bc65c724 | 1190 | MODULE_ALIAS("platform:at91_mci"); |