projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
UPSTREAM: capabilities: ambient capabilities
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / mfd / max77693-irq.c
CommitLineData
6592ebb3
CC		 1/*
2 * max77693-irq.c - Interrupt controller support for MAX77693
3 *
4 * Copyright (C) 2012 Samsung Electronics Co.Ltd
5 * SangYoung Son <hello.son@samsung.com>
6 *
7 * This program is not provided / owned by Maxim Integrated Products.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 *
23 * This driver is based on max8997-irq.c
24 */
25
26#include <linux/err.h>
27#include <linux/irq.h>
28#include <linux/interrupt.h>
29#include <linux/module.h>
30#include <linux/irqdomain.h>
31#include <linux/mfd/max77693.h>
32#include <linux/mfd/max77693-private.h>
33
34static const u8 max77693_mask_reg[] = {
35 [LED_INT] = MAX77693_LED_REG_FLASH_INT_MASK,
36 [TOPSYS_INT] = MAX77693_PMIC_REG_TOPSYS_INT_MASK,
37 [CHG_INT] = MAX77693_CHG_REG_CHG_INT_MASK,
38 [MUIC_INT1] = MAX77693_MUIC_REG_INTMASK1,
39 [MUIC_INT2] = MAX77693_MUIC_REG_INTMASK2,
40 [MUIC_INT3] = MAX77693_MUIC_REG_INTMASK3,
41};
42
43static struct regmap *max77693_get_regmap(struct max77693_dev *max77693,
44 enum max77693_irq_source src)
45{
46 switch (src) {
47 case LED_INT ... CHG_INT:
48 return max77693->regmap;
49 case MUIC_INT1 ... MUIC_INT3:
50 return max77693->regmap_muic;
51 default:
52 return ERR_PTR(-EINVAL);
53 }
54}
55
56struct max77693_irq_data {
57 int mask;
58 enum max77693_irq_source group;
59};
60
61#define DECLARE_IRQ(idx, _group, _mask) \
62 [(idx)] = { .group = (_group), .mask = (_mask) }
63static const struct max77693_irq_data max77693_irqs[] = {
64 DECLARE_IRQ(MAX77693_LED_IRQ_FLED2_OPEN, LED_INT, 1 << 0),
65 DECLARE_IRQ(MAX77693_LED_IRQ_FLED2_SHORT, LED_INT, 1 << 1),
66 DECLARE_IRQ(MAX77693_LED_IRQ_FLED1_OPEN, LED_INT, 1 << 2),
67 DECLARE_IRQ(MAX77693_LED_IRQ_FLED1_SHORT, LED_INT, 1 << 3),
68 DECLARE_IRQ(MAX77693_LED_IRQ_MAX_FLASH, LED_INT, 1 << 4),
69
70 DECLARE_IRQ(MAX77693_TOPSYS_IRQ_T120C_INT, TOPSYS_INT, 1 << 0),
71 DECLARE_IRQ(MAX77693_TOPSYS_IRQ_T140C_INT, TOPSYS_INT, 1 << 1),
72 DECLARE_IRQ(MAX77693_TOPSYS_IRQ_LOWSYS_INT, TOPSYS_INT, 1 << 3),
73
74 DECLARE_IRQ(MAX77693_CHG_IRQ_BYP_I, CHG_INT, 1 << 0),
75 DECLARE_IRQ(MAX77693_CHG_IRQ_THM_I, CHG_INT, 1 << 2),
76 DECLARE_IRQ(MAX77693_CHG_IRQ_BAT_I, CHG_INT, 1 << 3),
77 DECLARE_IRQ(MAX77693_CHG_IRQ_CHG_I, CHG_INT, 1 << 4),
78 DECLARE_IRQ(MAX77693_CHG_IRQ_CHGIN_I, CHG_INT, 1 << 6),
79
80 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT1_ADC, MUIC_INT1, 1 << 0),
81 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT1_ADC_LOW, MUIC_INT1, 1 << 1),
82 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT1_ADC_ERR, MUIC_INT1, 1 << 2),
83 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT1_ADC1K, MUIC_INT1, 1 << 3),
84
85 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT2_CHGTYP, MUIC_INT2, 1 << 0),
86 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT2_CHGDETREUN, MUIC_INT2, 1 << 1),
87 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT2_DCDTMR, MUIC_INT2, 1 << 2),
88 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT2_DXOVP, MUIC_INT2, 1 << 3),
89 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT2_VBVOLT, MUIC_INT2, 1 << 4),
90 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT2_VIDRM, MUIC_INT2, 1 << 5),
91
92 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT3_EOC, MUIC_INT3, 1 << 0),
93 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT3_CGMBC, MUIC_INT3, 1 << 1),
94 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT3_OVP, MUIC_INT3, 1 << 2),
95 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT3_MBCCHG_ERR, MUIC_INT3, 1 << 3),
96 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT3_CHG_ENABLED, MUIC_INT3, 1 << 4),
97 DECLARE_IRQ(MAX77693_MUIC_IRQ_INT3_BAT_DET, MUIC_INT3, 1 << 5),
98};
99
100static void max77693_irq_lock(struct irq_data *data)
101{
102 struct max77693_dev *max77693 = irq_get_chip_data(data->irq);
103
104 mutex_lock(&max77693->irqlock);
105}
106
107static void max77693_irq_sync_unlock(struct irq_data *data)
108{
109 struct max77693_dev *max77693 = irq_get_chip_data(data->irq);
110 int i;
111
112 for (i = 0; i < MAX77693_IRQ_GROUP_NR; i++) {
113 u8 mask_reg = max77693_mask_reg[i];
114 struct regmap *map = max77693_get_regmap(max77693, i);
115
116 if (mask_reg == MAX77693_REG_INVALID ||
117 IS_ERR_OR_NULL(map))
118 continue;
119 max77693->irq_masks_cache[i] = max77693->irq_masks_cur[i];
120
121 max77693_write_reg(map, max77693_mask_reg[i],
122 max77693->irq_masks_cur[i]);
123 }
124
125 mutex_unlock(&max77693->irqlock);
126}
127
128static const inline struct max77693_irq_data *
129irq_to_max77693_irq(struct max77693_dev *max77693, int irq)
130{
131 return &max77693_irqs[irq];
132}
133
134static void max77693_irq_mask(struct irq_data *data)
135{
136 struct max77693_dev *max77693 = irq_get_chip_data(data->irq);
137 const struct max77693_irq_data *irq_data =
138 irq_to_max77693_irq(max77693, data->irq);
139
d51f42d2
CC		 140 if (irq_data->group >= MAX77693_IRQ_GROUP_NR)
141 return;
142
6592ebb3
CC		 143 if (irq_data->group >= MUIC_INT1 && irq_data->group <= MUIC_INT3)
144 max77693->irq_masks_cur[irq_data->group] &= ~irq_data->mask;
145 else
146 max77693->irq_masks_cur[irq_data->group] |= irq_data->mask;
147}
148
149static void max77693_irq_unmask(struct irq_data *data)
150{
151 struct max77693_dev *max77693 = irq_get_chip_data(data->irq);
152 const struct max77693_irq_data *irq_data =
153 irq_to_max77693_irq(max77693, data->irq);
154
d51f42d2
CC		 155 if (irq_data->group >= MAX77693_IRQ_GROUP_NR)
156 return;
157
6592ebb3
CC		 158 if (irq_data->group >= MUIC_INT1 && irq_data->group <= MUIC_INT3)
159 max77693->irq_masks_cur[irq_data->group] |= irq_data->mask;
160 else
161 max77693->irq_masks_cur[irq_data->group] &= ~irq_data->mask;
162}
163
164static struct irq_chip max77693_irq_chip = {
165 .name = "max77693",
166 .irq_bus_lock = max77693_irq_lock,
167 .irq_bus_sync_unlock = max77693_irq_sync_unlock,
168 .irq_mask = max77693_irq_mask,
169 .irq_unmask = max77693_irq_unmask,
170};
171
172#define MAX77693_IRQSRC_CHG (1 << 0)
173#define MAX77693_IRQSRC_TOP (1 << 1)
174#define MAX77693_IRQSRC_FLASH (1 << 2)
175#define MAX77693_IRQSRC_MUIC (1 << 3)
176static irqreturn_t max77693_irq_thread(int irq, void *data)
177{
178 struct max77693_dev *max77693 = data;
179 u8 irq_reg[MAX77693_IRQ_GROUP_NR] = {};
180 u8 irq_src;
181 int ret;
182 int i, cur_irq;
183
184 ret = max77693_read_reg(max77693->regmap, MAX77693_PMIC_REG_INTSRC,
185 &irq_src);
186 if (ret < 0) {
187 dev_err(max77693->dev, "Failed to read interrupt source: %d\n",
188 ret);
189 return IRQ_NONE;
190 }
191
192 if (irq_src & MAX77693_IRQSRC_CHG)
193 /* CHG_INT */
194 ret = max77693_read_reg(max77693->regmap, MAX77693_CHG_REG_CHG_INT,
195 &irq_reg[CHG_INT]);
196
197 if (irq_src & MAX77693_IRQSRC_TOP)
198 /* TOPSYS_INT */
199 ret = max77693_read_reg(max77693->regmap,
200 MAX77693_PMIC_REG_TOPSYS_INT, &irq_reg[TOPSYS_INT]);
201
202 if (irq_src & MAX77693_IRQSRC_FLASH)
203 /* LED_INT */
204 ret = max77693_read_reg(max77693->regmap,
205 MAX77693_LED_REG_FLASH_INT, &irq_reg[LED_INT]);
206
207 if (irq_src & MAX77693_IRQSRC_MUIC)
208 /* MUIC INT1 ~ INT3 */
d51f42d2 209 max77693_bulk_read(max77693->regmap_muic, MAX77693_MUIC_REG_INT1,
6592ebb3
CC		 210 MAX77693_NUM_IRQ_MUIC_REGS, &irq_reg[MUIC_INT1]);
211
212 /* Apply masking */
213 for (i = 0; i < MAX77693_IRQ_GROUP_NR; i++) {
214 if (i >= MUIC_INT1 && i <= MUIC_INT3)
215 irq_reg[i] &= max77693->irq_masks_cur[i];
216 else
217 irq_reg[i] &= ~max77693->irq_masks_cur[i];
218 }
219
220 /* Report */
221 for (i = 0; i < MAX77693_IRQ_NR; i++) {
222 if (irq_reg[max77693_irqs[i].group] & max77693_irqs[i].mask) {
223 cur_irq = irq_find_mapping(max77693->irq_domain, i);
224 if (cur_irq)
225 handle_nested_irq(cur_irq);
226 }
227 }
228
229 return IRQ_HANDLED;
230}
231
232int max77693_irq_resume(struct max77693_dev *max77693)
233{
234 if (max77693->irq)
235 max77693_irq_thread(0, max77693);
236
237 return 0;
238}
239
240static int max77693_irq_domain_map(struct irq_domain *d, unsigned int irq,
241 irq_hw_number_t hw)
242{
243 struct max77693_dev *max77693 = d->host_data;
244
245 irq_set_chip_data(irq, max77693);
246 irq_set_chip_and_handler(irq, &max77693_irq_chip, handle_edge_irq);
247 irq_set_nested_thread(irq, 1);
248#ifdef CONFIG_ARM
249 set_irq_flags(irq, IRQF_VALID);
250#else
251 irq_set_noprobe(irq);
252#endif
253 return 0;
254}
255
256static struct irq_domain_ops max77693_irq_domain_ops = {
257 .map = max77693_irq_domain_map,
258};
259
260int max77693_irq_init(struct max77693_dev *max77693)
261{
262 struct irq_domain *domain;
263 int i;
d51f42d2
CC		 264 int ret = 0;
265 u8 intsrc_mask;
6592ebb3
CC		 266
267 mutex_init(&max77693->irqlock);
268
269 /* Mask individual interrupt sources */
270 for (i = 0; i < MAX77693_IRQ_GROUP_NR; i++) {
271 struct regmap *map;
272 /* MUIC IRQ 0:MASK 1:NOT MASK */
273 /* Other IRQ 1:MASK 0:NOT MASK */
274 if (i >= MUIC_INT1 && i <= MUIC_INT3) {
275 max77693->irq_masks_cur[i] = 0x00;
276 max77693->irq_masks_cache[i] = 0x00;
277 } else {
278 max77693->irq_masks_cur[i] = 0xff;
279 max77693->irq_masks_cache[i] = 0xff;
280 }
281 map = max77693_get_regmap(max77693, i);
282
283 if (IS_ERR_OR_NULL(map))
284 continue;
285 if (max77693_mask_reg[i] == MAX77693_REG_INVALID)
286 continue;
287 if (i >= MUIC_INT1 && i <= MUIC_INT3)
288 max77693_write_reg(map, max77693_mask_reg[i], 0x00);
289 else
290 max77693_write_reg(map, max77693_mask_reg[i], 0xff);
291 }
292
293 domain = irq_domain_add_linear(NULL, MAX77693_IRQ_NR,
294 &max77693_irq_domain_ops, max77693);
295 if (!domain) {
296 dev_err(max77693->dev, "could not create irq domain\n");
d51f42d2
CC		 297 ret = -ENODEV;
298 goto err_irq;
6592ebb3
CC		 299 }
300 max77693->irq_domain = domain;
301
d51f42d2
CC		 302 /* Unmask max77693 interrupt */
303 ret = max77693_read_reg(max77693->regmap,
304 MAX77693_PMIC_REG_INTSRC_MASK, &intsrc_mask);
305 if (ret < 0) {
306 dev_err(max77693->dev, "fail to read PMIC register\n");
307 goto err_irq;
308 }
309
310 intsrc_mask &= ~(MAX77693_IRQSRC_CHG);
311 intsrc_mask &= ~(MAX77693_IRQSRC_FLASH);
312 intsrc_mask &= ~(MAX77693_IRQSRC_MUIC);
313 ret = max77693_write_reg(max77693->regmap,
314 MAX77693_PMIC_REG_INTSRC_MASK, intsrc_mask);
315 if (ret < 0) {
316 dev_err(max77693->dev, "fail to write PMIC register\n");
317 goto err_irq;
318 }
319
6592ebb3
CC		 320 ret = request_threaded_irq(max77693->irq, NULL, max77693_irq_thread,
321 IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
322 "max77693-irq", max77693);
6592ebb3
CC		 323 if (ret)
324 dev_err(max77693->dev, "Failed to request IRQ %d: %d\n",
325 max77693->irq, ret);
326
d51f42d2
CC		 327err_irq:
328 return ret;
6592ebb3
CC		 329}
330
331void max77693_irq_exit(struct max77693_dev *max77693)
332{
333 if (max77693->irq)
334 free_irq(max77693->irq, max77693);
335}
kernel source for telekom puls (alcatel/mediatek)