Commit | Line | Data |
---|---|---|
7397bfbe GL |
1 | /* |
2 | * Driver for MT9V022 CMOS Image Sensor from Micron | |
3 | * | |
4 | * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #include <linux/videodev2.h> | |
12 | #include <linux/slab.h> | |
13 | #include <linux/i2c.h> | |
14 | #include <linux/delay.h> | |
15 | #include <linux/log2.h> | |
16 | ||
979ea1dd | 17 | #include <media/v4l2-subdev.h> |
7397bfbe GL |
18 | #include <media/v4l2-chip-ident.h> |
19 | #include <media/soc_camera.h> | |
20 | ||
5d28d525 GL |
21 | /* |
22 | * mt9v022 i2c address 0x48, 0x4c, 0x58, 0x5c | |
979ea1dd | 23 | * The platform has to define ctruct i2c_board_info objects and link to them |
5d28d525 GL |
24 | * from struct soc_camera_link |
25 | */ | |
7397bfbe GL |
26 | |
27 | static char *sensor_type; | |
28 | module_param(sensor_type, charp, S_IRUGO); | |
61a2d07d | 29 | MODULE_PARM_DESC(sensor_type, "Sensor type: \"colour\" or \"monochrome\""); |
7397bfbe GL |
30 | |
31 | /* mt9v022 selected register addresses */ | |
32 | #define MT9V022_CHIP_VERSION 0x00 | |
33 | #define MT9V022_COLUMN_START 0x01 | |
34 | #define MT9V022_ROW_START 0x02 | |
35 | #define MT9V022_WINDOW_HEIGHT 0x03 | |
36 | #define MT9V022_WINDOW_WIDTH 0x04 | |
37 | #define MT9V022_HORIZONTAL_BLANKING 0x05 | |
38 | #define MT9V022_VERTICAL_BLANKING 0x06 | |
39 | #define MT9V022_CHIP_CONTROL 0x07 | |
40 | #define MT9V022_SHUTTER_WIDTH1 0x08 | |
41 | #define MT9V022_SHUTTER_WIDTH2 0x09 | |
42 | #define MT9V022_SHUTTER_WIDTH_CTRL 0x0a | |
43 | #define MT9V022_TOTAL_SHUTTER_WIDTH 0x0b | |
44 | #define MT9V022_RESET 0x0c | |
45 | #define MT9V022_READ_MODE 0x0d | |
46 | #define MT9V022_MONITOR_MODE 0x0e | |
47 | #define MT9V022_PIXEL_OPERATION_MODE 0x0f | |
48 | #define MT9V022_LED_OUT_CONTROL 0x1b | |
49 | #define MT9V022_ADC_MODE_CONTROL 0x1c | |
96c75399 | 50 | #define MT9V022_ANALOG_GAIN 0x35 |
7397bfbe GL |
51 | #define MT9V022_BLACK_LEVEL_CALIB_CTRL 0x47 |
52 | #define MT9V022_PIXCLK_FV_LV 0x74 | |
53 | #define MT9V022_DIGITAL_TEST_PATTERN 0x7f | |
54 | #define MT9V022_AEC_AGC_ENABLE 0xAF | |
55 | #define MT9V022_MAX_TOTAL_SHUTTER_WIDTH 0xBD | |
56 | ||
57 | /* Progressive scan, master, defaults */ | |
58 | #define MT9V022_CHIP_CONTROL_DEFAULT 0x188 | |
59 | ||
6a6c8786 GL |
60 | #define MT9V022_MAX_WIDTH 752 |
61 | #define MT9V022_MAX_HEIGHT 480 | |
62 | #define MT9V022_MIN_WIDTH 48 | |
63 | #define MT9V022_MIN_HEIGHT 32 | |
64 | #define MT9V022_COLUMN_SKIP 1 | |
65 | #define MT9V022_ROW_SKIP 4 | |
66 | ||
760697be GL |
67 | /* MT9V022 has only one fixed colorspace per pixelcode */ |
68 | struct mt9v022_datafmt { | |
69 | enum v4l2_mbus_pixelcode code; | |
70 | enum v4l2_colorspace colorspace; | |
71 | }; | |
72 | ||
73 | /* Find a data format by a pixel code in an array */ | |
74 | static const struct mt9v022_datafmt *mt9v022_find_datafmt( | |
75 | enum v4l2_mbus_pixelcode code, const struct mt9v022_datafmt *fmt, | |
76 | int n) | |
77 | { | |
78 | int i; | |
79 | for (i = 0; i < n; i++) | |
80 | if (fmt[i].code == code) | |
81 | return fmt + i; | |
82 | ||
83 | return NULL; | |
84 | } | |
85 | ||
86 | static const struct mt9v022_datafmt mt9v022_colour_fmts[] = { | |
5d28d525 GL |
87 | /* |
88 | * Order important: first natively supported, | |
89 | * second supported with a GPIO extender | |
90 | */ | |
760697be GL |
91 | {V4L2_MBUS_FMT_SBGGR10_1X10, V4L2_COLORSPACE_SRGB}, |
92 | {V4L2_MBUS_FMT_SBGGR8_1X8, V4L2_COLORSPACE_SRGB}, | |
bb55de3b GL |
93 | }; |
94 | ||
760697be | 95 | static const struct mt9v022_datafmt mt9v022_monochrome_fmts[] = { |
bb55de3b | 96 | /* Order important - see above */ |
760697be | 97 | {V4L2_MBUS_FMT_Y10_1X10, V4L2_COLORSPACE_JPEG}, |
07670433 | 98 | {V4L2_MBUS_FMT_Y8_1X8, V4L2_COLORSPACE_JPEG}, |
7397bfbe GL |
99 | }; |
100 | ||
101 | struct mt9v022 { | |
979ea1dd | 102 | struct v4l2_subdev subdev; |
6a6c8786 | 103 | struct v4l2_rect rect; /* Sensor window */ |
760697be GL |
104 | const struct mt9v022_datafmt *fmt; |
105 | const struct mt9v022_datafmt *fmts; | |
106 | int num_fmts; | |
7fb0fd05 | 107 | int model; /* V4L2_IDENT_MT9V022* codes from v4l2-chip-ident.h */ |
7397bfbe | 108 | u16 chip_control; |
32536108 | 109 | unsigned short y_skip_top; /* Lines to skip at the top */ |
7397bfbe GL |
110 | }; |
111 | ||
979ea1dd GL |
112 | static struct mt9v022 *to_mt9v022(const struct i2c_client *client) |
113 | { | |
114 | return container_of(i2c_get_clientdata(client), struct mt9v022, subdev); | |
115 | } | |
116 | ||
9538e1c2 | 117 | static int reg_read(struct i2c_client *client, const u8 reg) |
7397bfbe | 118 | { |
7397bfbe GL |
119 | s32 data = i2c_smbus_read_word_data(client, reg); |
120 | return data < 0 ? data : swab16(data); | |
121 | } | |
122 | ||
9538e1c2 | 123 | static int reg_write(struct i2c_client *client, const u8 reg, |
7397bfbe GL |
124 | const u16 data) |
125 | { | |
9538e1c2 | 126 | return i2c_smbus_write_word_data(client, reg, swab16(data)); |
7397bfbe GL |
127 | } |
128 | ||
9538e1c2 | 129 | static int reg_set(struct i2c_client *client, const u8 reg, |
7397bfbe GL |
130 | const u16 data) |
131 | { | |
132 | int ret; | |
133 | ||
9538e1c2 | 134 | ret = reg_read(client, reg); |
7397bfbe GL |
135 | if (ret < 0) |
136 | return ret; | |
9538e1c2 | 137 | return reg_write(client, reg, ret | data); |
7397bfbe GL |
138 | } |
139 | ||
9538e1c2 | 140 | static int reg_clear(struct i2c_client *client, const u8 reg, |
7397bfbe GL |
141 | const u16 data) |
142 | { | |
143 | int ret; | |
144 | ||
9538e1c2 | 145 | ret = reg_read(client, reg); |
7397bfbe GL |
146 | if (ret < 0) |
147 | return ret; | |
9538e1c2 | 148 | return reg_write(client, reg, ret & ~data); |
7397bfbe GL |
149 | } |
150 | ||
a4c56fd8 | 151 | static int mt9v022_init(struct i2c_client *client) |
7397bfbe | 152 | { |
979ea1dd | 153 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
7397bfbe GL |
154 | int ret; |
155 | ||
5d28d525 GL |
156 | /* |
157 | * Almost the default mode: master, parallel, simultaneous, and an | |
7397bfbe | 158 | * undocumented bit 0x200, which is present in table 7, but not in 8, |
5d28d525 GL |
159 | * plus snapshot mode to disable scan for now |
160 | */ | |
7397bfbe | 161 | mt9v022->chip_control |= 0x10; |
9538e1c2 | 162 | ret = reg_write(client, MT9V022_CHIP_CONTROL, mt9v022->chip_control); |
11211641 | 163 | if (!ret) |
9538e1c2 | 164 | ret = reg_write(client, MT9V022_READ_MODE, 0x300); |
7397bfbe GL |
165 | |
166 | /* All defaults */ | |
11211641 | 167 | if (!ret) |
7397bfbe | 168 | /* AEC, AGC on */ |
9538e1c2 | 169 | ret = reg_set(client, MT9V022_AEC_AGC_ENABLE, 0x3); |
96c75399 GL |
170 | if (!ret) |
171 | ret = reg_write(client, MT9V022_ANALOG_GAIN, 16); | |
172 | if (!ret) | |
173 | ret = reg_write(client, MT9V022_TOTAL_SHUTTER_WIDTH, 480); | |
11211641 | 174 | if (!ret) |
9538e1c2 | 175 | ret = reg_write(client, MT9V022_MAX_TOTAL_SHUTTER_WIDTH, 480); |
11211641 | 176 | if (!ret) |
7397bfbe | 177 | /* default - auto */ |
9538e1c2 | 178 | ret = reg_clear(client, MT9V022_BLACK_LEVEL_CALIB_CTRL, 1); |
11211641 | 179 | if (!ret) |
9538e1c2 | 180 | ret = reg_write(client, MT9V022_DIGITAL_TEST_PATTERN, 0); |
7397bfbe | 181 | |
11211641 | 182 | return ret; |
7397bfbe GL |
183 | } |
184 | ||
979ea1dd | 185 | static int mt9v022_s_stream(struct v4l2_subdev *sd, int enable) |
7397bfbe | 186 | { |
c4ce6d14 | 187 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
979ea1dd | 188 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
81034663 | 189 | |
979ea1dd GL |
190 | if (enable) |
191 | /* Switch to master "normal" mode */ | |
192 | mt9v022->chip_control &= ~0x10; | |
193 | else | |
194 | /* Switch to snapshot mode */ | |
195 | mt9v022->chip_control |= 0x10; | |
7397bfbe | 196 | |
979ea1dd | 197 | if (reg_write(client, MT9V022_CHIP_CONTROL, mt9v022->chip_control) < 0) |
7397bfbe GL |
198 | return -EIO; |
199 | return 0; | |
200 | } | |
201 | ||
ad5f2e85 GL |
202 | static int mt9v022_set_bus_param(struct soc_camera_device *icd, |
203 | unsigned long flags) | |
7397bfbe | 204 | { |
40e2e092 | 205 | struct i2c_client *client = to_i2c_client(to_soc_camera_control(icd)); |
979ea1dd | 206 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
40e2e092 | 207 | struct soc_camera_link *icl = to_soc_camera_link(icd); |
ad5f2e85 | 208 | unsigned int width_flag = flags & SOCAM_DATAWIDTH_MASK; |
7397bfbe | 209 | int ret; |
ad5f2e85 | 210 | u16 pixclk = 0; |
7397bfbe GL |
211 | |
212 | /* Only one width bit may be set */ | |
213 | if (!is_power_of_2(width_flag)) | |
214 | return -EINVAL; | |
215 | ||
e958e27a SH |
216 | if (icl->set_bus_param) { |
217 | ret = icl->set_bus_param(icl, width_flag); | |
218 | if (ret) | |
ad5f2e85 | 219 | return ret; |
e958e27a SH |
220 | } else { |
221 | /* | |
222 | * Without board specific bus width settings we only support the | |
223 | * sensors native bus width | |
224 | */ | |
225 | if (width_flag != SOCAM_DATAWIDTH_10) | |
226 | return -EINVAL; | |
ad5f2e85 GL |
227 | } |
228 | ||
bd73b36f GL |
229 | flags = soc_camera_apply_sensor_flags(icl, flags); |
230 | ||
a1de7a00 | 231 | if (flags & SOCAM_PCLK_SAMPLE_FALLING) |
ad5f2e85 GL |
232 | pixclk |= 0x10; |
233 | ||
234 | if (!(flags & SOCAM_HSYNC_ACTIVE_HIGH)) | |
235 | pixclk |= 0x1; | |
236 | ||
237 | if (!(flags & SOCAM_VSYNC_ACTIVE_HIGH)) | |
238 | pixclk |= 0x2; | |
239 | ||
9538e1c2 | 240 | ret = reg_write(client, MT9V022_PIXCLK_FV_LV, pixclk); |
ad5f2e85 GL |
241 | if (ret < 0) |
242 | return ret; | |
243 | ||
244 | if (!(flags & SOCAM_MASTER)) | |
245 | mt9v022->chip_control &= ~0x8; | |
246 | ||
9538e1c2 | 247 | ret = reg_write(client, MT9V022_CHIP_CONTROL, mt9v022->chip_control); |
ad5f2e85 GL |
248 | if (ret < 0) |
249 | return ret; | |
250 | ||
85f8be68 | 251 | dev_dbg(&client->dev, "Calculated pixclk 0x%x, chip control 0x%x\n", |
ad5f2e85 GL |
252 | pixclk, mt9v022->chip_control); |
253 | ||
254 | return 0; | |
255 | } | |
256 | ||
257 | static unsigned long mt9v022_query_bus_param(struct soc_camera_device *icd) | |
258 | { | |
40e2e092 | 259 | struct soc_camera_link *icl = to_soc_camera_link(icd); |
4a9ce755 GL |
260 | unsigned int flags = SOCAM_MASTER | SOCAM_SLAVE | |
261 | SOCAM_PCLK_SAMPLE_RISING | SOCAM_PCLK_SAMPLE_FALLING | | |
262 | SOCAM_HSYNC_ACTIVE_HIGH | SOCAM_HSYNC_ACTIVE_LOW | | |
263 | SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_VSYNC_ACTIVE_LOW | | |
264 | SOCAM_DATA_ACTIVE_HIGH; | |
ad5f2e85 | 265 | |
e958e27a | 266 | if (icl->query_bus_param) |
4a9ce755 | 267 | flags |= icl->query_bus_param(icl) & SOCAM_DATAWIDTH_MASK; |
e958e27a | 268 | else |
4a9ce755 | 269 | flags |= SOCAM_DATAWIDTH_10; |
ad5f2e85 | 270 | |
4a9ce755 | 271 | return soc_camera_apply_sensor_flags(icl, flags); |
ad5f2e85 GL |
272 | } |
273 | ||
08590b96 | 274 | static int mt9v022_s_crop(struct v4l2_subdev *sd, struct v4l2_crop *a) |
ad5f2e85 | 275 | { |
c4ce6d14 | 276 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
6a6c8786 GL |
277 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
278 | struct v4l2_rect rect = a->c; | |
ad5f2e85 GL |
279 | int ret; |
280 | ||
6a6c8786 | 281 | /* Bayer format - even size lengths */ |
760697be | 282 | if (mt9v022->fmts == mt9v022_colour_fmts) { |
6a6c8786 GL |
283 | rect.width = ALIGN(rect.width, 2); |
284 | rect.height = ALIGN(rect.height, 2); | |
285 | /* Let the user play with the starting pixel */ | |
286 | } | |
287 | ||
288 | soc_camera_limit_side(&rect.left, &rect.width, | |
289 | MT9V022_COLUMN_SKIP, MT9V022_MIN_WIDTH, MT9V022_MAX_WIDTH); | |
290 | ||
291 | soc_camera_limit_side(&rect.top, &rect.height, | |
292 | MT9V022_ROW_SKIP, MT9V022_MIN_HEIGHT, MT9V022_MAX_HEIGHT); | |
293 | ||
7397bfbe | 294 | /* Like in example app. Contradicts the datasheet though */ |
9538e1c2 | 295 | ret = reg_read(client, MT9V022_AEC_AGC_ENABLE); |
7397bfbe GL |
296 | if (ret >= 0) { |
297 | if (ret & 1) /* Autoexposure */ | |
9538e1c2 | 298 | ret = reg_write(client, MT9V022_MAX_TOTAL_SHUTTER_WIDTH, |
32536108 | 299 | rect.height + mt9v022->y_skip_top + 43); |
7397bfbe | 300 | else |
9538e1c2 | 301 | ret = reg_write(client, MT9V022_TOTAL_SHUTTER_WIDTH, |
32536108 | 302 | rect.height + mt9v022->y_skip_top + 43); |
7397bfbe GL |
303 | } |
304 | /* Setup frame format: defaults apart from width and height */ | |
11211641 | 305 | if (!ret) |
6a6c8786 | 306 | ret = reg_write(client, MT9V022_COLUMN_START, rect.left); |
11211641 | 307 | if (!ret) |
6a6c8786 | 308 | ret = reg_write(client, MT9V022_ROW_START, rect.top); |
11211641 | 309 | if (!ret) |
5d28d525 GL |
310 | /* |
311 | * Default 94, Phytec driver says: | |
312 | * "width + horizontal blank >= 660" | |
313 | */ | |
9538e1c2 | 314 | ret = reg_write(client, MT9V022_HORIZONTAL_BLANKING, |
6a6c8786 GL |
315 | rect.width > 660 - 43 ? 43 : |
316 | 660 - rect.width); | |
11211641 | 317 | if (!ret) |
9538e1c2 | 318 | ret = reg_write(client, MT9V022_VERTICAL_BLANKING, 45); |
11211641 | 319 | if (!ret) |
6a6c8786 | 320 | ret = reg_write(client, MT9V022_WINDOW_WIDTH, rect.width); |
11211641 | 321 | if (!ret) |
9538e1c2 | 322 | ret = reg_write(client, MT9V022_WINDOW_HEIGHT, |
32536108 | 323 | rect.height + mt9v022->y_skip_top); |
7397bfbe GL |
324 | |
325 | if (ret < 0) | |
326 | return ret; | |
327 | ||
e26b3144 | 328 | dev_dbg(&client->dev, "Frame %dx%d pixel\n", rect.width, rect.height); |
6a6c8786 GL |
329 | |
330 | mt9v022->rect = rect; | |
331 | ||
332 | return 0; | |
333 | } | |
334 | ||
335 | static int mt9v022_g_crop(struct v4l2_subdev *sd, struct v4l2_crop *a) | |
336 | { | |
c4ce6d14 | 337 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
6a6c8786 GL |
338 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
339 | ||
340 | a->c = mt9v022->rect; | |
341 | a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE; | |
342 | ||
343 | return 0; | |
344 | } | |
345 | ||
346 | static int mt9v022_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a) | |
347 | { | |
348 | a->bounds.left = MT9V022_COLUMN_SKIP; | |
349 | a->bounds.top = MT9V022_ROW_SKIP; | |
350 | a->bounds.width = MT9V022_MAX_WIDTH; | |
351 | a->bounds.height = MT9V022_MAX_HEIGHT; | |
352 | a->defrect = a->bounds; | |
353 | a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE; | |
354 | a->pixelaspect.numerator = 1; | |
355 | a->pixelaspect.denominator = 1; | |
356 | ||
357 | return 0; | |
358 | } | |
359 | ||
760697be GL |
360 | static int mt9v022_g_fmt(struct v4l2_subdev *sd, |
361 | struct v4l2_mbus_framefmt *mf) | |
6a6c8786 | 362 | { |
c4ce6d14 | 363 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
6a6c8786 | 364 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
6a6c8786 | 365 | |
760697be GL |
366 | mf->width = mt9v022->rect.width; |
367 | mf->height = mt9v022->rect.height; | |
368 | mf->code = mt9v022->fmt->code; | |
369 | mf->colorspace = mt9v022->fmt->colorspace; | |
370 | mf->field = V4L2_FIELD_NONE; | |
7397bfbe | 371 | |
7397bfbe GL |
372 | return 0; |
373 | } | |
374 | ||
760697be GL |
375 | static int mt9v022_s_fmt(struct v4l2_subdev *sd, |
376 | struct v4l2_mbus_framefmt *mf) | |
09e231b3 | 377 | { |
c4ce6d14 | 378 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
979ea1dd | 379 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
08590b96 GL |
380 | struct v4l2_crop a = { |
381 | .c = { | |
6a6c8786 GL |
382 | .left = mt9v022->rect.left, |
383 | .top = mt9v022->rect.top, | |
760697be GL |
384 | .width = mf->width, |
385 | .height = mf->height, | |
08590b96 | 386 | }, |
09e231b3 | 387 | }; |
6a6c8786 | 388 | int ret; |
09e231b3 | 389 | |
5d28d525 GL |
390 | /* |
391 | * The caller provides a supported format, as verified per call to | |
392 | * icd->try_fmt(), datawidth is from our supported format list | |
393 | */ | |
760697be | 394 | switch (mf->code) { |
07670433 | 395 | case V4L2_MBUS_FMT_Y8_1X8: |
760697be | 396 | case V4L2_MBUS_FMT_Y10_1X10: |
09e231b3 GL |
397 | if (mt9v022->model != V4L2_IDENT_MT9V022IX7ATM) |
398 | return -EINVAL; | |
399 | break; | |
760697be GL |
400 | case V4L2_MBUS_FMT_SBGGR8_1X8: |
401 | case V4L2_MBUS_FMT_SBGGR10_1X10: | |
09e231b3 GL |
402 | if (mt9v022->model != V4L2_IDENT_MT9V022IX7ATC) |
403 | return -EINVAL; | |
404 | break; | |
09e231b3 GL |
405 | default: |
406 | return -EINVAL; | |
407 | } | |
408 | ||
409 | /* No support for scaling on this camera, just crop. */ | |
6a6c8786 GL |
410 | ret = mt9v022_s_crop(sd, &a); |
411 | if (!ret) { | |
760697be GL |
412 | mf->width = mt9v022->rect.width; |
413 | mf->height = mt9v022->rect.height; | |
414 | mt9v022->fmt = mt9v022_find_datafmt(mf->code, | |
415 | mt9v022->fmts, mt9v022->num_fmts); | |
416 | mf->colorspace = mt9v022->fmt->colorspace; | |
6a6c8786 GL |
417 | } |
418 | ||
419 | return ret; | |
09e231b3 GL |
420 | } |
421 | ||
760697be GL |
422 | static int mt9v022_try_fmt(struct v4l2_subdev *sd, |
423 | struct v4l2_mbus_framefmt *mf) | |
7397bfbe | 424 | { |
c4ce6d14 | 425 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
32536108 | 426 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
760697be GL |
427 | const struct mt9v022_datafmt *fmt; |
428 | int align = mf->code == V4L2_MBUS_FMT_SBGGR8_1X8 || | |
429 | mf->code == V4L2_MBUS_FMT_SBGGR10_1X10; | |
64f5905e | 430 | |
760697be | 431 | v4l_bound_align_image(&mf->width, MT9V022_MIN_WIDTH, |
6a6c8786 | 432 | MT9V022_MAX_WIDTH, align, |
760697be | 433 | &mf->height, MT9V022_MIN_HEIGHT + mt9v022->y_skip_top, |
32536108 | 434 | MT9V022_MAX_HEIGHT + mt9v022->y_skip_top, align, 0); |
7397bfbe | 435 | |
760697be GL |
436 | fmt = mt9v022_find_datafmt(mf->code, mt9v022->fmts, |
437 | mt9v022->num_fmts); | |
438 | if (!fmt) { | |
439 | fmt = mt9v022->fmt; | |
440 | mf->code = fmt->code; | |
441 | } | |
442 | ||
443 | mf->colorspace = fmt->colorspace; | |
444 | ||
7397bfbe GL |
445 | return 0; |
446 | } | |
447 | ||
979ea1dd GL |
448 | static int mt9v022_g_chip_ident(struct v4l2_subdev *sd, |
449 | struct v4l2_dbg_chip_ident *id) | |
7397bfbe | 450 | { |
c4ce6d14 | 451 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
979ea1dd | 452 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
7397bfbe | 453 | |
aecde8b5 | 454 | if (id->match.type != V4L2_CHIP_MATCH_I2C_ADDR) |
7397bfbe GL |
455 | return -EINVAL; |
456 | ||
40e2e092 | 457 | if (id->match.addr != client->addr) |
7397bfbe GL |
458 | return -ENODEV; |
459 | ||
460 | id->ident = mt9v022->model; | |
461 | id->revision = 0; | |
462 | ||
463 | return 0; | |
464 | } | |
465 | ||
466 | #ifdef CONFIG_VIDEO_ADV_DEBUG | |
979ea1dd GL |
467 | static int mt9v022_g_register(struct v4l2_subdev *sd, |
468 | struct v4l2_dbg_register *reg) | |
7397bfbe | 469 | { |
c4ce6d14 | 470 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
7397bfbe | 471 | |
aecde8b5 | 472 | if (reg->match.type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0xff) |
7397bfbe GL |
473 | return -EINVAL; |
474 | ||
9538e1c2 | 475 | if (reg->match.addr != client->addr) |
7397bfbe GL |
476 | return -ENODEV; |
477 | ||
aecde8b5 | 478 | reg->size = 2; |
9538e1c2 | 479 | reg->val = reg_read(client, reg->reg); |
7397bfbe GL |
480 | |
481 | if (reg->val > 0xffff) | |
482 | return -EIO; | |
483 | ||
484 | return 0; | |
485 | } | |
486 | ||
979ea1dd GL |
487 | static int mt9v022_s_register(struct v4l2_subdev *sd, |
488 | struct v4l2_dbg_register *reg) | |
7397bfbe | 489 | { |
c4ce6d14 | 490 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
7397bfbe | 491 | |
aecde8b5 | 492 | if (reg->match.type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0xff) |
7397bfbe GL |
493 | return -EINVAL; |
494 | ||
9538e1c2 | 495 | if (reg->match.addr != client->addr) |
7397bfbe GL |
496 | return -ENODEV; |
497 | ||
9538e1c2 | 498 | if (reg_write(client, reg->reg, reg->val) < 0) |
7397bfbe GL |
499 | return -EIO; |
500 | ||
501 | return 0; | |
502 | } | |
503 | #endif | |
504 | ||
4407a463 | 505 | static const struct v4l2_queryctrl mt9v022_controls[] = { |
7397bfbe GL |
506 | { |
507 | .id = V4L2_CID_VFLIP, | |
508 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
509 | .name = "Flip Vertically", | |
510 | .minimum = 0, | |
511 | .maximum = 1, | |
512 | .step = 1, | |
513 | .default_value = 0, | |
514 | }, { | |
515 | .id = V4L2_CID_HFLIP, | |
516 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
517 | .name = "Flip Horizontally", | |
518 | .minimum = 0, | |
519 | .maximum = 1, | |
520 | .step = 1, | |
521 | .default_value = 0, | |
522 | }, { | |
523 | .id = V4L2_CID_GAIN, | |
524 | .type = V4L2_CTRL_TYPE_INTEGER, | |
525 | .name = "Analog Gain", | |
526 | .minimum = 64, | |
527 | .maximum = 127, | |
528 | .step = 1, | |
529 | .default_value = 64, | |
530 | .flags = V4L2_CTRL_FLAG_SLIDER, | |
531 | }, { | |
532 | .id = V4L2_CID_EXPOSURE, | |
533 | .type = V4L2_CTRL_TYPE_INTEGER, | |
534 | .name = "Exposure", | |
535 | .minimum = 1, | |
536 | .maximum = 255, | |
537 | .step = 1, | |
538 | .default_value = 255, | |
539 | .flags = V4L2_CTRL_FLAG_SLIDER, | |
540 | }, { | |
541 | .id = V4L2_CID_AUTOGAIN, | |
542 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
543 | .name = "Automatic Gain", | |
544 | .minimum = 0, | |
545 | .maximum = 1, | |
546 | .step = 1, | |
547 | .default_value = 1, | |
548 | }, { | |
549 | .id = V4L2_CID_EXPOSURE_AUTO, | |
550 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
551 | .name = "Automatic Exposure", | |
552 | .minimum = 0, | |
553 | .maximum = 1, | |
554 | .step = 1, | |
555 | .default_value = 1, | |
556 | } | |
557 | }; | |
558 | ||
7397bfbe | 559 | static struct soc_camera_ops mt9v022_ops = { |
ad5f2e85 GL |
560 | .set_bus_param = mt9v022_set_bus_param, |
561 | .query_bus_param = mt9v022_query_bus_param, | |
7397bfbe GL |
562 | .controls = mt9v022_controls, |
563 | .num_controls = ARRAY_SIZE(mt9v022_controls), | |
7397bfbe GL |
564 | }; |
565 | ||
979ea1dd | 566 | static int mt9v022_g_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl) |
7397bfbe | 567 | { |
c4ce6d14 | 568 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
96c75399 GL |
569 | const struct v4l2_queryctrl *qctrl; |
570 | unsigned long range; | |
7397bfbe GL |
571 | int data; |
572 | ||
96c75399 GL |
573 | qctrl = soc_camera_find_qctrl(&mt9v022_ops, ctrl->id); |
574 | ||
7397bfbe GL |
575 | switch (ctrl->id) { |
576 | case V4L2_CID_VFLIP: | |
9538e1c2 | 577 | data = reg_read(client, MT9V022_READ_MODE); |
7397bfbe GL |
578 | if (data < 0) |
579 | return -EIO; | |
580 | ctrl->value = !!(data & 0x10); | |
581 | break; | |
582 | case V4L2_CID_HFLIP: | |
9538e1c2 | 583 | data = reg_read(client, MT9V022_READ_MODE); |
7397bfbe GL |
584 | if (data < 0) |
585 | return -EIO; | |
586 | ctrl->value = !!(data & 0x20); | |
587 | break; | |
588 | case V4L2_CID_EXPOSURE_AUTO: | |
9538e1c2 | 589 | data = reg_read(client, MT9V022_AEC_AGC_ENABLE); |
7397bfbe GL |
590 | if (data < 0) |
591 | return -EIO; | |
592 | ctrl->value = !!(data & 0x1); | |
593 | break; | |
594 | case V4L2_CID_AUTOGAIN: | |
9538e1c2 | 595 | data = reg_read(client, MT9V022_AEC_AGC_ENABLE); |
7397bfbe GL |
596 | if (data < 0) |
597 | return -EIO; | |
598 | ctrl->value = !!(data & 0x2); | |
96c75399 GL |
599 | break; |
600 | case V4L2_CID_GAIN: | |
601 | data = reg_read(client, MT9V022_ANALOG_GAIN); | |
602 | if (data < 0) | |
603 | return -EIO; | |
604 | ||
605 | range = qctrl->maximum - qctrl->minimum; | |
606 | ctrl->value = ((data - 16) * range + 24) / 48 + qctrl->minimum; | |
607 | ||
608 | break; | |
609 | case V4L2_CID_EXPOSURE: | |
610 | data = reg_read(client, MT9V022_TOTAL_SHUTTER_WIDTH); | |
611 | if (data < 0) | |
612 | return -EIO; | |
613 | ||
614 | range = qctrl->maximum - qctrl->minimum; | |
615 | ctrl->value = ((data - 1) * range + 239) / 479 + qctrl->minimum; | |
616 | ||
7397bfbe GL |
617 | break; |
618 | } | |
619 | return 0; | |
620 | } | |
621 | ||
979ea1dd | 622 | static int mt9v022_s_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl) |
7397bfbe GL |
623 | { |
624 | int data; | |
c4ce6d14 | 625 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
7397bfbe GL |
626 | const struct v4l2_queryctrl *qctrl; |
627 | ||
628 | qctrl = soc_camera_find_qctrl(&mt9v022_ops, ctrl->id); | |
7397bfbe GL |
629 | if (!qctrl) |
630 | return -EINVAL; | |
631 | ||
632 | switch (ctrl->id) { | |
633 | case V4L2_CID_VFLIP: | |
634 | if (ctrl->value) | |
9538e1c2 | 635 | data = reg_set(client, MT9V022_READ_MODE, 0x10); |
7397bfbe | 636 | else |
9538e1c2 | 637 | data = reg_clear(client, MT9V022_READ_MODE, 0x10); |
7397bfbe GL |
638 | if (data < 0) |
639 | return -EIO; | |
640 | break; | |
641 | case V4L2_CID_HFLIP: | |
642 | if (ctrl->value) | |
9538e1c2 | 643 | data = reg_set(client, MT9V022_READ_MODE, 0x20); |
7397bfbe | 644 | else |
9538e1c2 | 645 | data = reg_clear(client, MT9V022_READ_MODE, 0x20); |
7397bfbe GL |
646 | if (data < 0) |
647 | return -EIO; | |
648 | break; | |
649 | case V4L2_CID_GAIN: | |
650 | /* mt9v022 has minimum == default */ | |
651 | if (ctrl->value > qctrl->maximum || ctrl->value < qctrl->minimum) | |
652 | return -EINVAL; | |
653 | else { | |
654 | unsigned long range = qctrl->maximum - qctrl->minimum; | |
96c75399 | 655 | /* Valid values 16 to 64, 32 to 64 must be even. */ |
7397bfbe | 656 | unsigned long gain = ((ctrl->value - qctrl->minimum) * |
96c75399 | 657 | 48 + range / 2) / range + 16; |
7397bfbe GL |
658 | if (gain >= 32) |
659 | gain &= ~1; | |
5d28d525 GL |
660 | /* |
661 | * The user wants to set gain manually, hope, she | |
662 | * knows, what she's doing... Switch AGC off. | |
663 | */ | |
7397bfbe | 664 | |
9538e1c2 | 665 | if (reg_clear(client, MT9V022_AEC_AGC_ENABLE, 0x2) < 0) |
7397bfbe GL |
666 | return -EIO; |
667 | ||
96c75399 GL |
668 | dev_dbg(&client->dev, "Setting gain from %d to %lu\n", |
669 | reg_read(client, MT9V022_ANALOG_GAIN), gain); | |
9538e1c2 | 670 | if (reg_write(client, MT9V022_ANALOG_GAIN, gain) < 0) |
7397bfbe | 671 | return -EIO; |
7397bfbe GL |
672 | } |
673 | break; | |
674 | case V4L2_CID_EXPOSURE: | |
675 | /* mt9v022 has maximum == default */ | |
676 | if (ctrl->value > qctrl->maximum || ctrl->value < qctrl->minimum) | |
677 | return -EINVAL; | |
678 | else { | |
679 | unsigned long range = qctrl->maximum - qctrl->minimum; | |
680 | unsigned long shutter = ((ctrl->value - qctrl->minimum) * | |
681 | 479 + range / 2) / range + 1; | |
5d28d525 GL |
682 | /* |
683 | * The user wants to set shutter width manually, hope, | |
684 | * she knows, what she's doing... Switch AEC off. | |
685 | */ | |
7397bfbe | 686 | |
9538e1c2 | 687 | if (reg_clear(client, MT9V022_AEC_AGC_ENABLE, 0x1) < 0) |
7397bfbe GL |
688 | return -EIO; |
689 | ||
85f8be68 | 690 | dev_dbg(&client->dev, "Shutter width from %d to %lu\n", |
9538e1c2 | 691 | reg_read(client, MT9V022_TOTAL_SHUTTER_WIDTH), |
7397bfbe | 692 | shutter); |
9538e1c2 | 693 | if (reg_write(client, MT9V022_TOTAL_SHUTTER_WIDTH, |
7397bfbe GL |
694 | shutter) < 0) |
695 | return -EIO; | |
7397bfbe GL |
696 | } |
697 | break; | |
698 | case V4L2_CID_AUTOGAIN: | |
699 | if (ctrl->value) | |
9538e1c2 | 700 | data = reg_set(client, MT9V022_AEC_AGC_ENABLE, 0x2); |
7397bfbe | 701 | else |
9538e1c2 | 702 | data = reg_clear(client, MT9V022_AEC_AGC_ENABLE, 0x2); |
7397bfbe GL |
703 | if (data < 0) |
704 | return -EIO; | |
705 | break; | |
706 | case V4L2_CID_EXPOSURE_AUTO: | |
707 | if (ctrl->value) | |
9538e1c2 | 708 | data = reg_set(client, MT9V022_AEC_AGC_ENABLE, 0x1); |
7397bfbe | 709 | else |
9538e1c2 | 710 | data = reg_clear(client, MT9V022_AEC_AGC_ENABLE, 0x1); |
7397bfbe GL |
711 | if (data < 0) |
712 | return -EIO; | |
713 | break; | |
714 | } | |
715 | return 0; | |
716 | } | |
717 | ||
5d28d525 GL |
718 | /* |
719 | * Interface active, can use i2c. If it fails, it can indeed mean, that | |
720 | * this wasn't our capture interface, so, we wait for the right one | |
721 | */ | |
40e2e092 GL |
722 | static int mt9v022_video_probe(struct soc_camera_device *icd, |
723 | struct i2c_client *client) | |
7397bfbe | 724 | { |
979ea1dd | 725 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
40e2e092 | 726 | struct soc_camera_link *icl = to_soc_camera_link(icd); |
7397bfbe GL |
727 | s32 data; |
728 | int ret; | |
e958e27a | 729 | unsigned long flags; |
7397bfbe | 730 | |
7dfff953 GL |
731 | /* We must have a parent by now. And it cannot be a wrong one. */ |
732 | BUG_ON(!icd->parent || | |
733 | to_soc_camera_host(icd->parent)->nr != icd->iface); | |
7397bfbe GL |
734 | |
735 | /* Read out the chip version register */ | |
9538e1c2 | 736 | data = reg_read(client, MT9V022_CHIP_VERSION); |
7397bfbe GL |
737 | |
738 | /* must be 0x1311 or 0x1313 */ | |
739 | if (data != 0x1311 && data != 0x1313) { | |
740 | ret = -ENODEV; | |
85f8be68 | 741 | dev_info(&client->dev, "No MT9V022 found, ID register 0x%x\n", |
7397bfbe GL |
742 | data); |
743 | goto ei2c; | |
744 | } | |
745 | ||
746 | /* Soft reset */ | |
9538e1c2 | 747 | ret = reg_write(client, MT9V022_RESET, 1); |
7397bfbe GL |
748 | if (ret < 0) |
749 | goto ei2c; | |
750 | /* 15 clock cycles */ | |
751 | udelay(200); | |
9538e1c2 | 752 | if (reg_read(client, MT9V022_RESET)) { |
85f8be68 | 753 | dev_err(&client->dev, "Resetting MT9V022 failed!\n"); |
40e2e092 GL |
754 | if (ret > 0) |
755 | ret = -EIO; | |
7397bfbe GL |
756 | goto ei2c; |
757 | } | |
758 | ||
759 | /* Set monochrome or colour sensor type */ | |
760 | if (sensor_type && (!strcmp("colour", sensor_type) || | |
761 | !strcmp("color", sensor_type))) { | |
9538e1c2 | 762 | ret = reg_write(client, MT9V022_PIXEL_OPERATION_MODE, 4 | 0x11); |
7397bfbe | 763 | mt9v022->model = V4L2_IDENT_MT9V022IX7ATC; |
760697be | 764 | mt9v022->fmts = mt9v022_colour_fmts; |
7397bfbe | 765 | } else { |
9538e1c2 | 766 | ret = reg_write(client, MT9V022_PIXEL_OPERATION_MODE, 0x11); |
7397bfbe | 767 | mt9v022->model = V4L2_IDENT_MT9V022IX7ATM; |
760697be | 768 | mt9v022->fmts = mt9v022_monochrome_fmts; |
7397bfbe GL |
769 | } |
770 | ||
e958e27a | 771 | if (ret < 0) |
40e2e092 | 772 | goto ei2c; |
e958e27a | 773 | |
760697be | 774 | mt9v022->num_fmts = 0; |
e958e27a SH |
775 | |
776 | /* | |
777 | * This is a 10bit sensor, so by default we only allow 10bit. | |
778 | * The platform may support different bus widths due to | |
779 | * different routing of the data lines. | |
780 | */ | |
781 | if (icl->query_bus_param) | |
782 | flags = icl->query_bus_param(icl); | |
783 | else | |
784 | flags = SOCAM_DATAWIDTH_10; | |
785 | ||
786 | if (flags & SOCAM_DATAWIDTH_10) | |
760697be | 787 | mt9v022->num_fmts++; |
e958e27a | 788 | else |
760697be | 789 | mt9v022->fmts++; |
e958e27a SH |
790 | |
791 | if (flags & SOCAM_DATAWIDTH_8) | |
760697be | 792 | mt9v022->num_fmts++; |
e958e27a | 793 | |
760697be | 794 | mt9v022->fmt = &mt9v022->fmts[0]; |
6a6c8786 | 795 | |
85f8be68 | 796 | dev_info(&client->dev, "Detected a MT9V022 chip ID %x, %s sensor\n", |
7397bfbe GL |
797 | data, mt9v022->model == V4L2_IDENT_MT9V022IX7ATM ? |
798 | "monochrome" : "colour"); | |
799 | ||
a4c56fd8 GL |
800 | ret = mt9v022_init(client); |
801 | if (ret < 0) | |
802 | dev_err(&client->dev, "Failed to initialise the camera\n"); | |
803 | ||
7397bfbe GL |
804 | ei2c: |
805 | return ret; | |
806 | } | |
807 | ||
808 | static void mt9v022_video_remove(struct soc_camera_device *icd) | |
809 | { | |
40e2e092 | 810 | struct soc_camera_link *icl = to_soc_camera_link(icd); |
7397bfbe | 811 | |
7dfff953 GL |
812 | dev_dbg(icd->pdev, "Video removed: %p, %p\n", |
813 | icd->parent, icd->vdev); | |
594bb46d GL |
814 | if (icl->free_bus) |
815 | icl->free_bus(icl); | |
7397bfbe GL |
816 | } |
817 | ||
32536108 GL |
818 | static int mt9v022_g_skip_top_lines(struct v4l2_subdev *sd, u32 *lines) |
819 | { | |
c4ce6d14 | 820 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
32536108 GL |
821 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
822 | ||
823 | *lines = mt9v022->y_skip_top; | |
824 | ||
825 | return 0; | |
826 | } | |
827 | ||
979ea1dd GL |
828 | static struct v4l2_subdev_core_ops mt9v022_subdev_core_ops = { |
829 | .g_ctrl = mt9v022_g_ctrl, | |
830 | .s_ctrl = mt9v022_s_ctrl, | |
831 | .g_chip_ident = mt9v022_g_chip_ident, | |
832 | #ifdef CONFIG_VIDEO_ADV_DEBUG | |
833 | .g_register = mt9v022_g_register, | |
834 | .s_register = mt9v022_s_register, | |
835 | #endif | |
836 | }; | |
837 | ||
3805f201 | 838 | static int mt9v022_enum_fmt(struct v4l2_subdev *sd, unsigned int index, |
760697be GL |
839 | enum v4l2_mbus_pixelcode *code) |
840 | { | |
c4ce6d14 | 841 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
760697be GL |
842 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
843 | ||
3805f201 | 844 | if (index >= mt9v022->num_fmts) |
760697be GL |
845 | return -EINVAL; |
846 | ||
847 | *code = mt9v022->fmts[index].code; | |
848 | return 0; | |
849 | } | |
850 | ||
979ea1dd GL |
851 | static struct v4l2_subdev_video_ops mt9v022_subdev_video_ops = { |
852 | .s_stream = mt9v022_s_stream, | |
760697be GL |
853 | .s_mbus_fmt = mt9v022_s_fmt, |
854 | .g_mbus_fmt = mt9v022_g_fmt, | |
855 | .try_mbus_fmt = mt9v022_try_fmt, | |
08590b96 | 856 | .s_crop = mt9v022_s_crop, |
6a6c8786 GL |
857 | .g_crop = mt9v022_g_crop, |
858 | .cropcap = mt9v022_cropcap, | |
760697be | 859 | .enum_mbus_fmt = mt9v022_enum_fmt, |
979ea1dd GL |
860 | }; |
861 | ||
32536108 GL |
862 | static struct v4l2_subdev_sensor_ops mt9v022_subdev_sensor_ops = { |
863 | .g_skip_top_lines = mt9v022_g_skip_top_lines, | |
864 | }; | |
865 | ||
979ea1dd GL |
866 | static struct v4l2_subdev_ops mt9v022_subdev_ops = { |
867 | .core = &mt9v022_subdev_core_ops, | |
868 | .video = &mt9v022_subdev_video_ops, | |
32536108 | 869 | .sensor = &mt9v022_subdev_sensor_ops, |
979ea1dd GL |
870 | }; |
871 | ||
d2653e92 JD |
872 | static int mt9v022_probe(struct i2c_client *client, |
873 | const struct i2c_device_id *did) | |
7397bfbe GL |
874 | { |
875 | struct mt9v022 *mt9v022; | |
40e2e092 | 876 | struct soc_camera_device *icd = client->dev.platform_data; |
7397bfbe | 877 | struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent); |
40e2e092 | 878 | struct soc_camera_link *icl; |
7397bfbe GL |
879 | int ret; |
880 | ||
40e2e092 GL |
881 | if (!icd) { |
882 | dev_err(&client->dev, "MT9V022: missing soc-camera data!\n"); | |
883 | return -EINVAL; | |
884 | } | |
885 | ||
886 | icl = to_soc_camera_link(icd); | |
7397bfbe GL |
887 | if (!icl) { |
888 | dev_err(&client->dev, "MT9V022 driver needs platform data\n"); | |
889 | return -EINVAL; | |
890 | } | |
891 | ||
892 | if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) { | |
893 | dev_warn(&adapter->dev, | |
894 | "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n"); | |
895 | return -EIO; | |
896 | } | |
897 | ||
898 | mt9v022 = kzalloc(sizeof(struct mt9v022), GFP_KERNEL); | |
899 | if (!mt9v022) | |
900 | return -ENOMEM; | |
901 | ||
979ea1dd GL |
902 | v4l2_i2c_subdev_init(&mt9v022->subdev, client, &mt9v022_subdev_ops); |
903 | ||
7397bfbe | 904 | mt9v022->chip_control = MT9V022_CHIP_CONTROL_DEFAULT; |
7397bfbe | 905 | |
a0705b07 | 906 | icd->ops = &mt9v022_ops; |
96c75399 GL |
907 | /* |
908 | * MT9V022 _really_ corrupts the first read out line. | |
909 | * TODO: verify on i.MX31 | |
910 | */ | |
32536108 | 911 | mt9v022->y_skip_top = 1; |
6a6c8786 GL |
912 | mt9v022->rect.left = MT9V022_COLUMN_SKIP; |
913 | mt9v022->rect.top = MT9V022_ROW_SKIP; | |
914 | mt9v022->rect.width = MT9V022_MAX_WIDTH; | |
915 | mt9v022->rect.height = MT9V022_MAX_HEIGHT; | |
916 | ||
40e2e092 GL |
917 | ret = mt9v022_video_probe(icd, client); |
918 | if (ret) { | |
919 | icd->ops = NULL; | |
40e2e092 GL |
920 | kfree(mt9v022); |
921 | } | |
7397bfbe | 922 | |
7397bfbe GL |
923 | return ret; |
924 | } | |
925 | ||
926 | static int mt9v022_remove(struct i2c_client *client) | |
927 | { | |
979ea1dd | 928 | struct mt9v022 *mt9v022 = to_mt9v022(client); |
40e2e092 | 929 | struct soc_camera_device *icd = client->dev.platform_data; |
7397bfbe | 930 | |
40e2e092 GL |
931 | icd->ops = NULL; |
932 | mt9v022_video_remove(icd); | |
7397bfbe GL |
933 | kfree(mt9v022); |
934 | ||
935 | return 0; | |
936 | } | |
3760f736 JD |
937 | static const struct i2c_device_id mt9v022_id[] = { |
938 | { "mt9v022", 0 }, | |
939 | { } | |
940 | }; | |
941 | MODULE_DEVICE_TABLE(i2c, mt9v022_id); | |
942 | ||
7397bfbe GL |
943 | static struct i2c_driver mt9v022_i2c_driver = { |
944 | .driver = { | |
945 | .name = "mt9v022", | |
946 | }, | |
947 | .probe = mt9v022_probe, | |
948 | .remove = mt9v022_remove, | |
3760f736 | 949 | .id_table = mt9v022_id, |
7397bfbe GL |
950 | }; |
951 | ||
952 | static int __init mt9v022_mod_init(void) | |
953 | { | |
954 | return i2c_add_driver(&mt9v022_i2c_driver); | |
955 | } | |
956 | ||
957 | static void __exit mt9v022_mod_exit(void) | |
958 | { | |
959 | i2c_del_driver(&mt9v022_i2c_driver); | |
960 | } | |
961 | ||
962 | module_init(mt9v022_mod_init); | |
963 | module_exit(mt9v022_mod_exit); | |
964 | ||
965 | MODULE_DESCRIPTION("Micron MT9V022 Camera driver"); | |
966 | MODULE_AUTHOR("Guennadi Liakhovetski <kernel@pengutronix.de>"); | |
967 | MODULE_LICENSE("GPL"); |