projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[media] OMAP_VOUTLIB: Fix wrong resizer calculation
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / media / video / mt9m111.c
CommitLineData
77110abb 1/*
c8cf078e 2 * Driver for MT9M111/MT9M112/MT9M131 CMOS Image Sensor from Micron/Aptina
77110abb
RJ		 3 *
4 * Copyright (C) 2008, Robert Jarzmik <robert.jarzmik@free.fr>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#include <linux/videodev2.h>
11#include <linux/slab.h>
12#include <linux/i2c.h>
13#include <linux/log2.h>
14#include <linux/gpio.h>
15#include <linux/delay.h>
16
17#include <media/v4l2-common.h>
18#include <media/v4l2-chip-ident.h>
19#include <media/soc_camera.h>
20
21/*
c8cf078e
PW		 22 * MT9M111, MT9M112 and MT9M131:
23 * i2c address is 0x48 or 0x5d (depending on SADDR pin)
77110abb
RJ		 24 * The platform has to define i2c_board_info and call i2c_register_board_info()
25 */
26
c8cf078e
PW		 27/*
28 * Sensor core register addresses (0x000..0x0ff)
29 */
77110abb
RJ		 30#define MT9M111_CHIP_VERSION 0x000
31#define MT9M111_ROW_START 0x001
32#define MT9M111_COLUMN_START 0x002
33#define MT9M111_WINDOW_HEIGHT 0x003
34#define MT9M111_WINDOW_WIDTH 0x004
35#define MT9M111_HORIZONTAL_BLANKING_B 0x005
36#define MT9M111_VERTICAL_BLANKING_B 0x006
37#define MT9M111_HORIZONTAL_BLANKING_A 0x007
38#define MT9M111_VERTICAL_BLANKING_A 0x008
39#define MT9M111_SHUTTER_WIDTH 0x009
40#define MT9M111_ROW_SPEED 0x00a
41#define MT9M111_EXTRA_DELAY 0x00b
42#define MT9M111_SHUTTER_DELAY 0x00c
43#define MT9M111_RESET 0x00d
44#define MT9M111_READ_MODE_B 0x020
45#define MT9M111_READ_MODE_A 0x021
46#define MT9M111_FLASH_CONTROL 0x023
47#define MT9M111_GREEN1_GAIN 0x02b
48#define MT9M111_BLUE_GAIN 0x02c
49#define MT9M111_RED_GAIN 0x02d
50#define MT9M111_GREEN2_GAIN 0x02e
51#define MT9M111_GLOBAL_GAIN 0x02f
52#define MT9M111_CONTEXT_CONTROL 0x0c8
53#define MT9M111_PAGE_MAP 0x0f0
54#define MT9M111_BYTE_WISE_ADDR 0x0f1
55
56#define MT9M111_RESET_SYNC_CHANGES (1 << 15)
57#define MT9M111_RESET_RESTART_BAD_FRAME (1 << 9)
58#define MT9M111_RESET_SHOW_BAD_FRAMES (1 << 8)
59#define MT9M111_RESET_RESET_SOC (1 << 5)
60#define MT9M111_RESET_OUTPUT_DISABLE (1 << 4)
61#define MT9M111_RESET_CHIP_ENABLE (1 << 3)
62#define MT9M111_RESET_ANALOG_STANDBY (1 << 2)
63#define MT9M111_RESET_RESTART_FRAME (1 << 1)
64#define MT9M111_RESET_RESET_MODE (1 << 0)
65
66#define MT9M111_RMB_MIRROR_COLS (1 << 1)
67#define MT9M111_RMB_MIRROR_ROWS (1 << 0)
68#define MT9M111_CTXT_CTRL_RESTART (1 << 15)
69#define MT9M111_CTXT_CTRL_DEFECTCOR_B (1 << 12)
70#define MT9M111_CTXT_CTRL_RESIZE_B (1 << 10)
71#define MT9M111_CTXT_CTRL_CTRL2_B (1 << 9)
72#define MT9M111_CTXT_CTRL_GAMMA_B (1 << 8)
73#define MT9M111_CTXT_CTRL_XENON_EN (1 << 7)
74#define MT9M111_CTXT_CTRL_READ_MODE_B (1 << 3)
75#define MT9M111_CTXT_CTRL_LED_FLASH_EN (1 << 2)
76#define MT9M111_CTXT_CTRL_VBLANK_SEL_B (1 << 1)
77#define MT9M111_CTXT_CTRL_HBLANK_SEL_B (1 << 0)
c8cf078e 78
77110abb 79/*
c8cf078e 80 * Colorpipe register addresses (0x100..0x1ff)
77110abb
RJ		 81 */
82#define MT9M111_OPER_MODE_CTRL 0x106
83#define MT9M111_OUTPUT_FORMAT_CTRL 0x108
84#define MT9M111_REDUCER_XZOOM_B 0x1a0
85#define MT9M111_REDUCER_XSIZE_B 0x1a1
86#define MT9M111_REDUCER_YZOOM_B 0x1a3
87#define MT9M111_REDUCER_YSIZE_B 0x1a4
88#define MT9M111_REDUCER_XZOOM_A 0x1a6
89#define MT9M111_REDUCER_XSIZE_A 0x1a7
90#define MT9M111_REDUCER_YZOOM_A 0x1a9
91#define MT9M111_REDUCER_YSIZE_A 0x1aa
92
93#define MT9M111_OUTPUT_FORMAT_CTRL2_A 0x13a
94#define MT9M111_OUTPUT_FORMAT_CTRL2_B 0x19b
95
96#define MT9M111_OPMODE_AUTOEXPO_EN (1 << 14)
39bf372f 97#define MT9M111_OPMODE_AUTOWHITEBAL_EN (1 << 1)
77110abb
RJ		 98
99#define MT9M111_OUTFMT_PROCESSED_BAYER (1 << 14)
100#define MT9M111_OUTFMT_BYPASS_IFP (1 << 10)
101#define MT9M111_OUTFMT_INV_PIX_CLOCK (1 << 9)
102#define MT9M111_OUTFMT_RGB (1 << 8)
ec73365b
MG		 103#define MT9M111_OUTFMT_RGB565 (0 << 6)
104#define MT9M111_OUTFMT_RGB555 (1 << 6)
105#define MT9M111_OUTFMT_RGB444x (2 << 6)
106#define MT9M111_OUTFMT_RGBx444 (3 << 6)
107#define MT9M111_OUTFMT_TST_RAMP_OFF (0 << 4)
108#define MT9M111_OUTFMT_TST_RAMP_COL (1 << 4)
109#define MT9M111_OUTFMT_TST_RAMP_ROW (2 << 4)
110#define MT9M111_OUTFMT_TST_RAMP_FRAME (3 << 4)
77110abb
RJ		 111#define MT9M111_OUTFMT_SHIFT_3_UP (1 << 3)
112#define MT9M111_OUTFMT_AVG_CHROMA (1 << 2)
113#define MT9M111_OUTFMT_SWAP_YCbCr_C_Y (1 << 1)
114#define MT9M111_OUTFMT_SWAP_RGB_EVEN (1 << 1)
115#define MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr (1 << 0)
c8cf078e 116
77110abb 117/*
c8cf078e 118 * Camera control register addresses (0x200..0x2ff not implemented)
77110abb
RJ		 119 */
120
9538e1c2
GL		 121#define reg_read(reg) mt9m111_reg_read(client, MT9M111_##reg)
122#define reg_write(reg, val) mt9m111_reg_write(client, MT9M111_##reg, (val))
123#define reg_set(reg, val) mt9m111_reg_set(client, MT9M111_##reg, (val))
124#define reg_clear(reg, val) mt9m111_reg_clear(client, MT9M111_##reg, (val))
77110abb
RJ		 125
126#define MT9M111_MIN_DARK_ROWS 8
669470a8 127#define MT9M111_MIN_DARK_COLS 26
77110abb
RJ		 128#define MT9M111_MAX_HEIGHT 1024
129#define MT9M111_MAX_WIDTH 1280
130
760697be
GL		 131/* MT9M111 has only one fixed colorspace per pixelcode */
132struct mt9m111_datafmt {
133 enum v4l2_mbus_pixelcode code;
134 enum v4l2_colorspace colorspace;
135};
136
137/* Find a data format by a pixel code in an array */
138static const struct mt9m111_datafmt *mt9m111_find_datafmt(
139 enum v4l2_mbus_pixelcode code, const struct mt9m111_datafmt *fmt,
140 int n)
141{
142 int i;
143 for (i = 0; i < n; i++)
144 if (fmt[i].code == code)
145 return fmt + i;
146
147 return NULL;
148}
149
150static const struct mt9m111_datafmt mt9m111_colour_fmts[] = {
ace6e979
GL		 151 {V4L2_MBUS_FMT_YUYV8_2X8, V4L2_COLORSPACE_JPEG},
152 {V4L2_MBUS_FMT_YVYU8_2X8, V4L2_COLORSPACE_JPEG},
153 {V4L2_MBUS_FMT_UYVY8_2X8, V4L2_COLORSPACE_JPEG},
154 {V4L2_MBUS_FMT_VYUY8_2X8, V4L2_COLORSPACE_JPEG},
760697be
GL		 155 {V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB},
156 {V4L2_MBUS_FMT_RGB565_2X8_LE, V4L2_COLORSPACE_SRGB},
157 {V4L2_MBUS_FMT_SBGGR8_1X8, V4L2_COLORSPACE_SRGB},
158 {V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB},
77110abb
RJ		 159};
160
161enum mt9m111_context {
162 HIGHPOWER = 0,
163 LOWPOWER,
164};
165
166struct mt9m111 {
979ea1dd 167 struct v4l2_subdev subdev;
c8cf078e
PW		 168 int model; /* V4L2_IDENT_MT9M111 or V4L2_IDENT_MT9M112 code
169 * from v4l2-chip-ident.h */
77110abb 170 enum mt9m111_context context;
09e231b3 171 struct v4l2_rect rect;
760697be 172 const struct mt9m111_datafmt *fmt;
96c75399 173 unsigned int gain;
77110abb
RJ		 174 unsigned char autoexposure;
175 unsigned char datawidth;
176 unsigned int powered:1;
177 unsigned int hflip:1;
178 unsigned int vflip:1;
179 unsigned int swap_rgb_even_odd:1;
180 unsigned int swap_rgb_red_blue:1;
181 unsigned int swap_yuv_y_chromas:1;
182 unsigned int swap_yuv_cb_cr:1;
39bf372f 183 unsigned int autowhitebalance:1;
77110abb
RJ		 184};
185
979ea1dd
GL		 186static struct mt9m111 *to_mt9m111(const struct i2c_client *client)
187{
188 return container_of(i2c_get_clientdata(client), struct mt9m111, subdev);
189}
190
77110abb
RJ		 191static int reg_page_map_set(struct i2c_client *client, const u16 reg)
192{
193 int ret;
194 u16 page;
195 static int lastpage = -1; /* PageMap cache value */
196
197 page = (reg >> 8);
198 if (page == lastpage)
199 return 0;
200 if (page > 2)
201 return -EINVAL;
202
203 ret = i2c_smbus_write_word_data(client, MT9M111_PAGE_MAP, swab16(page));
506c629a 204 if (!ret)
77110abb
RJ		 205 lastpage = page;
206 return ret;
207}
208
9538e1c2 209static int mt9m111_reg_read(struct i2c_client *client, const u16 reg)
77110abb 210{
77110abb
RJ		 211 int ret;
212
213 ret = reg_page_map_set(client, reg);
214 if (!ret)
6a6c8786 215 ret = swab16(i2c_smbus_read_word_data(client, reg & 0xff));
77110abb 216
9538e1c2 217 dev_dbg(&client->dev, "read reg.%03x -> %04x\n", reg, ret);
77110abb
RJ		 218 return ret;
219}
220
9538e1c2 221static int mt9m111_reg_write(struct i2c_client *client, const u16 reg,
77110abb
RJ		 222 const u16 data)
223{
77110abb
RJ		 224 int ret;
225
226 ret = reg_page_map_set(client, reg);
506c629a 227 if (!ret)
40e2e092 228 ret = i2c_smbus_write_word_data(client, reg & 0xff,
77110abb 229 swab16(data));
9538e1c2 230 dev_dbg(&client->dev, "write reg.%03x = %04x -> %d\n", reg, data, ret);
77110abb
RJ		 231 return ret;
232}
233
9538e1c2 234static int mt9m111_reg_set(struct i2c_client *client, const u16 reg,
77110abb
RJ		 235 const u16 data)
236{
237 int ret;
238
9538e1c2 239 ret = mt9m111_reg_read(client, reg);
77110abb 240 if (ret >= 0)
9538e1c2 241 ret = mt9m111_reg_write(client, reg, ret | data);
77110abb
RJ		 242 return ret;
243}
244
9538e1c2 245static int mt9m111_reg_clear(struct i2c_client *client, const u16 reg,
77110abb
RJ		 246 const u16 data)
247{
248 int ret;
249
9538e1c2
GL		 250 ret = mt9m111_reg_read(client, reg);
251 return mt9m111_reg_write(client, reg, ret & ~data);
77110abb
RJ		 252}
253
979ea1dd 254static int mt9m111_set_context(struct i2c_client *client,
77110abb
RJ		 255 enum mt9m111_context ctxt)
256{
257 int valB = MT9M111_CTXT_CTRL_RESTART | MT9M111_CTXT_CTRL_DEFECTCOR_B
258 | MT9M111_CTXT_CTRL_RESIZE_B | MT9M111_CTXT_CTRL_CTRL2_B
259 | MT9M111_CTXT_CTRL_GAMMA_B | MT9M111_CTXT_CTRL_READ_MODE_B
260 | MT9M111_CTXT_CTRL_VBLANK_SEL_B
261 | MT9M111_CTXT_CTRL_HBLANK_SEL_B;
262 int valA = MT9M111_CTXT_CTRL_RESTART;
263
264 if (ctxt == HIGHPOWER)
265 return reg_write(CONTEXT_CONTROL, valB);
266 else
267 return reg_write(CONTEXT_CONTROL, valA);
268}
269
979ea1dd 270static int mt9m111_setup_rect(struct i2c_client *client,
09e231b3 271 struct v4l2_rect *rect)
77110abb 272{
979ea1dd 273 struct mt9m111 *mt9m111 = to_mt9m111(client);
506c629a 274 int ret, is_raw_format;
09e231b3
GL		 275 int width = rect->width;
276 int height = rect->height;
77110abb 277
760697be
GL		 278 if (mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR8_1X8 ||
279 mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE)
77110abb
RJ		 280 is_raw_format = 1;
281 else
282 is_raw_format = 0;
283
09e231b3 284 ret = reg_write(COLUMN_START, rect->left);
506c629a 285 if (!ret)
09e231b3 286 ret = reg_write(ROW_START, rect->top);
77110abb
RJ		 287
288 if (is_raw_format) {
506c629a 289 if (!ret)
77110abb 290 ret = reg_write(WINDOW_WIDTH, width);
506c629a 291 if (!ret)
77110abb
RJ		 292 ret = reg_write(WINDOW_HEIGHT, height);
293 } else {
506c629a 294 if (!ret)
77110abb 295 ret = reg_write(REDUCER_XZOOM_B, MT9M111_MAX_WIDTH);
506c629a 296 if (!ret)
77110abb 297 ret = reg_write(REDUCER_YZOOM_B, MT9M111_MAX_HEIGHT);
506c629a 298 if (!ret)
77110abb 299 ret = reg_write(REDUCER_XSIZE_B, width);
506c629a 300 if (!ret)
77110abb 301 ret = reg_write(REDUCER_YSIZE_B, height);
506c629a 302 if (!ret)
77110abb 303 ret = reg_write(REDUCER_XZOOM_A, MT9M111_MAX_WIDTH);
506c629a 304 if (!ret)
77110abb 305 ret = reg_write(REDUCER_YZOOM_A, MT9M111_MAX_HEIGHT);
506c629a 306 if (!ret)
77110abb 307 ret = reg_write(REDUCER_XSIZE_A, width);
506c629a 308 if (!ret)
77110abb
RJ		 309 ret = reg_write(REDUCER_YSIZE_A, height);
310 }
311
312 return ret;
313}
314
979ea1dd 315static int mt9m111_setup_pixfmt(struct i2c_client *client, u16 outfmt)
77110abb
RJ		 316{
317 int ret;
4bc90dea
TG		 318 u16 mask = MT9M111_OUTFMT_PROCESSED_BAYER | MT9M111_OUTFMT_RGB |
319 MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_SWAP_RGB_EVEN |
320 MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_RGB555 |
321 MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr |
322 MT9M111_OUTFMT_SWAP_YCbCr_C_Y;
77110abb 323
4bc90dea
TG		 324 ret = reg_read(OUTPUT_FORMAT_CTRL2_A);
325 if (ret >= 0)
326 ret = reg_write(OUTPUT_FORMAT_CTRL2_A, (ret & ~mask) | outfmt);
506c629a 327 if (!ret)
4bc90dea
TG		 328 ret = reg_read(OUTPUT_FORMAT_CTRL2_B);
329 if (ret >= 0)
330 ret = reg_write(OUTPUT_FORMAT_CTRL2_B, (ret & ~mask) | outfmt);
331
77110abb
RJ		 332 return ret;
333}
334
979ea1dd 335static int mt9m111_setfmt_bayer8(struct i2c_client *client)
77110abb 336{
760697be
GL		 337 return mt9m111_setup_pixfmt(client, MT9M111_OUTFMT_PROCESSED_BAYER |
338 MT9M111_OUTFMT_RGB);
77110abb
RJ		 339}
340
979ea1dd 341static int mt9m111_setfmt_bayer10(struct i2c_client *client)
77110abb 342{
979ea1dd 343 return mt9m111_setup_pixfmt(client, MT9M111_OUTFMT_BYPASS_IFP);
77110abb
RJ		 344}
345
979ea1dd 346static int mt9m111_setfmt_rgb565(struct i2c_client *client)
77110abb 347{
979ea1dd 348 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 349 int val = 0;
350
351 if (mt9m111->swap_rgb_red_blue)
352 val |= MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr;
353 if (mt9m111->swap_rgb_even_odd)
354 val |= MT9M111_OUTFMT_SWAP_RGB_EVEN;
355 val |= MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565;
356
979ea1dd 357 return mt9m111_setup_pixfmt(client, val);
77110abb
RJ		 358}
359
979ea1dd 360static int mt9m111_setfmt_rgb555(struct i2c_client *client)
77110abb 361{
979ea1dd 362 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 363 int val = 0;
364
365 if (mt9m111->swap_rgb_red_blue)
366 val |= MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr;
367 if (mt9m111->swap_rgb_even_odd)
368 val |= MT9M111_OUTFMT_SWAP_RGB_EVEN;
369 val |= MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555;
370
979ea1dd 371 return mt9m111_setup_pixfmt(client, val);
77110abb
RJ		 372}
373
979ea1dd 374static int mt9m111_setfmt_yuv(struct i2c_client *client)
77110abb 375{
979ea1dd 376 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 377 int val = 0;
378
379 if (mt9m111->swap_yuv_cb_cr)
380 val |= MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr;
381 if (mt9m111->swap_yuv_y_chromas)
382 val |= MT9M111_OUTFMT_SWAP_YCbCr_C_Y;
383
979ea1dd 384 return mt9m111_setup_pixfmt(client, val);
77110abb
RJ		 385}
386
979ea1dd 387static int mt9m111_enable(struct i2c_client *client)
77110abb 388{
979ea1dd 389 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 390 int ret;
391
392 ret = reg_set(RESET, MT9M111_RESET_CHIP_ENABLE);
506c629a 393 if (!ret)
77110abb
RJ		 394 mt9m111->powered = 1;
395 return ret;
396}
397
979ea1dd 398static int mt9m111_reset(struct i2c_client *client)
77110abb
RJ		 399{
400 int ret;
401
402 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE);
506c629a 403 if (!ret)
77110abb 404 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC);
506c629a 405 if (!ret)
77110abb
RJ		 406 ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE
407 | MT9M111_RESET_RESET_SOC);
afb13683 408
77110abb
RJ		 409 return ret;
410}
411
77110abb
RJ		 412static unsigned long mt9m111_query_bus_param(struct soc_camera_device *icd)
413{
40e2e092 414 struct soc_camera_link *icl = to_soc_camera_link(icd);
bd73b36f 415 unsigned long flags = SOCAM_MASTER | SOCAM_PCLK_SAMPLE_RISING |
77110abb 416 SOCAM_HSYNC_ACTIVE_HIGH | SOCAM_VSYNC_ACTIVE_HIGH |
2d9329f3 417 SOCAM_DATA_ACTIVE_HIGH | SOCAM_DATAWIDTH_8;
bd73b36f
GL		 418
419 return soc_camera_apply_sensor_flags(icl, flags);
77110abb
RJ		 420}
421
422static int mt9m111_set_bus_param(struct soc_camera_device *icd, unsigned long f)
423{
424 return 0;
425}
426
6a6c8786
GL		 427static int mt9m111_make_rect(struct i2c_client *client,
428 struct v4l2_rect *rect)
429{
430 struct mt9m111 *mt9m111 = to_mt9m111(client);
431
760697be
GL		 432 if (mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR8_1X8 ||
433 mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE) {
6a6c8786
GL		 434 /* Bayer format - even size lengths */
435 rect->width = ALIGN(rect->width, 2);
436 rect->height = ALIGN(rect->height, 2);
437 /* Let the user play with the starting pixel */
438 }
439
440 /* FIXME: the datasheet doesn't specify minimum sizes */
441 soc_camera_limit_side(&rect->left, &rect->width,
442 MT9M111_MIN_DARK_COLS, 2, MT9M111_MAX_WIDTH);
443
444 soc_camera_limit_side(&rect->top, &rect->height,
445 MT9M111_MIN_DARK_ROWS, 2, MT9M111_MAX_HEIGHT);
446
447 return mt9m111_setup_rect(client, rect);
448}
449
08590b96 450static int mt9m111_s_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
09e231b3 451{
6a6c8786 452 struct v4l2_rect rect = a->c;
c4ce6d14 453 struct i2c_client *client = v4l2_get_subdevdata(sd);
979ea1dd 454 struct mt9m111 *mt9m111 = to_mt9m111(client);
09e231b3
GL		 455 int ret;
456
85f8be68 457 dev_dbg(&client->dev, "%s left=%d, top=%d, width=%d, height=%d\n",
6a6c8786 458 __func__, rect.left, rect.top, rect.width, rect.height);
09e231b3 459
6b6d33c7
MG		 460 if (a->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
461 return -EINVAL;
462
6a6c8786 463 ret = mt9m111_make_rect(client, &rect);
09e231b3 464 if (!ret)
6a6c8786 465 mt9m111->rect = rect;
09e231b3
GL		 466 return ret;
467}
468
6a6c8786
GL		 469static int mt9m111_g_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
470{
c4ce6d14 471 struct i2c_client *client = v4l2_get_subdevdata(sd);
6a6c8786
GL		 472 struct mt9m111 *mt9m111 = to_mt9m111(client);
473
474 a->c = mt9m111->rect;
475 a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
476
477 return 0;
478}
479
480static int mt9m111_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a)
481{
6b6d33c7
MG		 482 if (a->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
483 return -EINVAL;
484
6a6c8786
GL		 485 a->bounds.left = MT9M111_MIN_DARK_COLS;
486 a->bounds.top = MT9M111_MIN_DARK_ROWS;
487 a->bounds.width = MT9M111_MAX_WIDTH;
488 a->bounds.height = MT9M111_MAX_HEIGHT;
489 a->defrect = a->bounds;
6a6c8786
GL		 490 a->pixelaspect.numerator = 1;
491 a->pixelaspect.denominator = 1;
492
493 return 0;
494}
495
760697be
GL		 496static int mt9m111_g_fmt(struct v4l2_subdev *sd,
497 struct v4l2_mbus_framefmt *mf)
6a6c8786 498{
c4ce6d14 499 struct i2c_client *client = v4l2_get_subdevdata(sd);
6a6c8786 500 struct mt9m111 *mt9m111 = to_mt9m111(client);
6a6c8786 501
760697be
GL		 502 mf->width = mt9m111->rect.width;
503 mf->height = mt9m111->rect.height;
504 mf->code = mt9m111->fmt->code;
01f5a394 505 mf->colorspace = mt9m111->fmt->colorspace;
760697be 506 mf->field = V4L2_FIELD_NONE;
6a6c8786
GL		 507
508 return 0;
509}
510
760697be
GL		 511static int mt9m111_set_pixfmt(struct i2c_client *client,
512 enum v4l2_mbus_pixelcode code)
77110abb 513{
979ea1dd 514 struct mt9m111 *mt9m111 = to_mt9m111(client);
506c629a 515 int ret;
77110abb 516
760697be
GL		 517 switch (code) {
518 case V4L2_MBUS_FMT_SBGGR8_1X8:
979ea1dd 519 ret = mt9m111_setfmt_bayer8(client);
77110abb 520 break;
760697be 521 case V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE:
979ea1dd 522 ret = mt9m111_setfmt_bayer10(client);
77110abb 523 break;
760697be 524 case V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE:
979ea1dd 525 ret = mt9m111_setfmt_rgb555(client);
77110abb 526 break;
760697be 527 case V4L2_MBUS_FMT_RGB565_2X8_LE:
979ea1dd 528 ret = mt9m111_setfmt_rgb565(client);
77110abb 529 break;
ace6e979 530 case V4L2_MBUS_FMT_UYVY8_2X8:
88f4b899
RJ		 531 mt9m111->swap_yuv_y_chromas = 0;
532 mt9m111->swap_yuv_cb_cr = 0;
979ea1dd 533 ret = mt9m111_setfmt_yuv(client);
88f4b899 534 break;
ace6e979 535 case V4L2_MBUS_FMT_VYUY8_2X8:
88f4b899
RJ		 536 mt9m111->swap_yuv_y_chromas = 0;
537 mt9m111->swap_yuv_cb_cr = 1;
979ea1dd 538 ret = mt9m111_setfmt_yuv(client);
88f4b899 539 break;
ace6e979 540 case V4L2_MBUS_FMT_YUYV8_2X8:
88f4b899
RJ		 541 mt9m111->swap_yuv_y_chromas = 1;
542 mt9m111->swap_yuv_cb_cr = 0;
979ea1dd 543 ret = mt9m111_setfmt_yuv(client);
88f4b899 544 break;
ace6e979 545 case V4L2_MBUS_FMT_YVYU8_2X8:
88f4b899
RJ		 546 mt9m111->swap_yuv_y_chromas = 1;
547 mt9m111->swap_yuv_cb_cr = 1;
979ea1dd 548 ret = mt9m111_setfmt_yuv(client);
77110abb
RJ		 549 break;
550 default:
96c75399 551 dev_err(&client->dev, "Pixel format not handled : %x\n",
760697be 552 code);
77110abb
RJ		 553 ret = -EINVAL;
554 }
555
77110abb
RJ		 556 return ret;
557}
558
760697be
GL		 559static int mt9m111_s_fmt(struct v4l2_subdev *sd,
560 struct v4l2_mbus_framefmt *mf)
77110abb 561{
c4ce6d14 562 struct i2c_client *client = v4l2_get_subdevdata(sd);
760697be 563 const struct mt9m111_datafmt *fmt;
979ea1dd 564 struct mt9m111 *mt9m111 = to_mt9m111(client);
09e231b3
GL		 565 struct v4l2_rect rect = {
566 .left = mt9m111->rect.left,
567 .top = mt9m111->rect.top,
760697be
GL		 568 .width = mf->width,
569 .height = mf->height,
09e231b3 570 };
506c629a 571 int ret;
77110abb 572
760697be
GL		 573 fmt = mt9m111_find_datafmt(mf->code, mt9m111_colour_fmts,
574 ARRAY_SIZE(mt9m111_colour_fmts));
575 if (!fmt)
576 return -EINVAL;
577
96c75399 578 dev_dbg(&client->dev,
760697be
GL		 579 "%s code=%x left=%d, top=%d, width=%d, height=%d\n", __func__,
580 mf->code, rect.left, rect.top, rect.width, rect.height);
77110abb 581
6a6c8786 582 ret = mt9m111_make_rect(client, &rect);
09e231b3 583 if (!ret)
760697be
GL		 584 ret = mt9m111_set_pixfmt(client, mf->code);
585 if (!ret) {
586 mt9m111->rect = rect;
587 mt9m111->fmt = fmt;
588 mf->colorspace = fmt->colorspace;
589 }
590
506c629a 591 return ret;
77110abb
RJ		 592}
593
760697be
GL		 594static int mt9m111_try_fmt(struct v4l2_subdev *sd,
595 struct v4l2_mbus_framefmt *mf)
77110abb 596{
c4ce6d14 597 struct i2c_client *client = v4l2_get_subdevdata(sd);
760697be
GL		 598 struct mt9m111 *mt9m111 = to_mt9m111(client);
599 const struct mt9m111_datafmt *fmt;
600 bool bayer = mf->code == V4L2_MBUS_FMT_SBGGR8_1X8 ||
601 mf->code == V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE;
602
603 fmt = mt9m111_find_datafmt(mf->code, mt9m111_colour_fmts,
604 ARRAY_SIZE(mt9m111_colour_fmts));
605 if (!fmt) {
606 fmt = mt9m111->fmt;
607 mf->code = fmt->code;
608 }
6a6c8786
GL		 609
610 /*
611 * With Bayer format enforce even side lengths, but let the user play
612 * with the starting pixel
613 */
64f5905e 614
760697be
GL		 615 if (mf->height > MT9M111_MAX_HEIGHT)
616 mf->height = MT9M111_MAX_HEIGHT;
617 else if (mf->height < 2)
618 mf->height = 2;
6a6c8786 619 else if (bayer)
760697be 620 mf->height = ALIGN(mf->height, 2);
6a6c8786 621
760697be
GL		 622 if (mf->width > MT9M111_MAX_WIDTH)
623 mf->width = MT9M111_MAX_WIDTH;
624 else if (mf->width < 2)
625 mf->width = 2;
6a6c8786 626 else if (bayer)
760697be
GL		 627 mf->width = ALIGN(mf->width, 2);
628
629 mf->colorspace = fmt->colorspace;
77110abb
RJ		 630
631 return 0;
632}
633
979ea1dd
GL		 634static int mt9m111_g_chip_ident(struct v4l2_subdev *sd,
635 struct v4l2_dbg_chip_ident *id)
77110abb 636{
c4ce6d14 637 struct i2c_client *client = v4l2_get_subdevdata(sd);
979ea1dd 638 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb 639
aecde8b5 640 if (id->match.type != V4L2_CHIP_MATCH_I2C_ADDR)
77110abb
RJ		 641 return -EINVAL;
642
40e2e092 643 if (id->match.addr != client->addr)
77110abb
RJ		 644 return -ENODEV;
645
646 id->ident = mt9m111->model;
647 id->revision = 0;
648
649 return 0;
650}
651
652#ifdef CONFIG_VIDEO_ADV_DEBUG
979ea1dd
GL		 653static int mt9m111_g_register(struct v4l2_subdev *sd,
654 struct v4l2_dbg_register *reg)
77110abb 655{
c4ce6d14 656 struct i2c_client *client = v4l2_get_subdevdata(sd);
77110abb 657 int val;
77110abb 658
aecde8b5 659 if (reg->match.type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0x2ff)
77110abb 660 return -EINVAL;
9538e1c2 661 if (reg->match.addr != client->addr)
77110abb
RJ		 662 return -ENODEV;
663
9538e1c2 664 val = mt9m111_reg_read(client, reg->reg);
aecde8b5 665 reg->size = 2;
77110abb
RJ		 666 reg->val = (u64)val;
667
668 if (reg->val > 0xffff)
669 return -EIO;
670
671 return 0;
672}
673
979ea1dd
GL		 674static int mt9m111_s_register(struct v4l2_subdev *sd,
675 struct v4l2_dbg_register *reg)
77110abb 676{
c4ce6d14 677 struct i2c_client *client = v4l2_get_subdevdata(sd);
77110abb 678
aecde8b5 679 if (reg->match.type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0x2ff)
77110abb
RJ		 680 return -EINVAL;
681
9538e1c2 682 if (reg->match.addr != client->addr)
77110abb
RJ		 683 return -ENODEV;
684
9538e1c2 685 if (mt9m111_reg_write(client, reg->reg, reg->val) < 0)
77110abb
RJ		 686 return -EIO;
687
688 return 0;
689}
690#endif
691
692static const struct v4l2_queryctrl mt9m111_controls[] = {
693 {
694 .id = V4L2_CID_VFLIP,
695 .type = V4L2_CTRL_TYPE_BOOLEAN,
696 .name = "Flip Verticaly",
697 .minimum = 0,
698 .maximum = 1,
699 .step = 1,
700 .default_value = 0,
701 }, {
702 .id = V4L2_CID_HFLIP,
703 .type = V4L2_CTRL_TYPE_BOOLEAN,
704 .name = "Flip Horizontaly",
705 .minimum = 0,
706 .maximum = 1,
707 .step = 1,
708 .default_value = 0,
709 }, { /* gain = 1/32*val (=>gain=1 if val==32) */
710 .id = V4L2_CID_GAIN,
711 .type = V4L2_CTRL_TYPE_INTEGER,
712 .name = "Gain",
713 .minimum = 0,
714 .maximum = 63 * 2 * 2,
715 .step = 1,
716 .default_value = 32,
717 .flags = V4L2_CTRL_FLAG_SLIDER,
718 }, {
719 .id = V4L2_CID_EXPOSURE_AUTO,
720 .type = V4L2_CTRL_TYPE_BOOLEAN,
721 .name = "Auto Exposure",
722 .minimum = 0,
723 .maximum = 1,
724 .step = 1,
725 .default_value = 1,
726 }
727};
728
77110abb 729static int mt9m111_resume(struct soc_camera_device *icd);
96c75399 730static int mt9m111_suspend(struct soc_camera_device *icd, pm_message_t state);
77110abb
RJ		 731
732static struct soc_camera_ops mt9m111_ops = {
96c75399 733 .suspend = mt9m111_suspend,
77110abb 734 .resume = mt9m111_resume,
77110abb
RJ		 735 .query_bus_param = mt9m111_query_bus_param,
736 .set_bus_param = mt9m111_set_bus_param,
737 .controls = mt9m111_controls,
738 .num_controls = ARRAY_SIZE(mt9m111_controls),
77110abb
RJ		 739};
740
979ea1dd 741static int mt9m111_set_flip(struct i2c_client *client, int flip, int mask)
77110abb 742{
979ea1dd 743 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 744 int ret;
745
746 if (mt9m111->context == HIGHPOWER) {
747 if (flip)
748 ret = reg_set(READ_MODE_B, mask);
749 else
750 ret = reg_clear(READ_MODE_B, mask);
751 } else {
752 if (flip)
753 ret = reg_set(READ_MODE_A, mask);
754 else
755 ret = reg_clear(READ_MODE_A, mask);
756 }
757
758 return ret;
759}
760
979ea1dd 761static int mt9m111_get_global_gain(struct i2c_client *client)
77110abb 762{
0f28b793 763 int data;
77110abb
RJ		 764
765 data = reg_read(GLOBAL_GAIN);
766 if (data >= 0)
0f28b793 767 return (data & 0x2f) * (1 << ((data >> 10) & 1)) *
768 (1 << ((data >> 9) & 1));
769 return data;
77110abb 770}
0f28b793 771
979ea1dd 772static int mt9m111_set_global_gain(struct i2c_client *client, int gain)
77110abb 773{
96c75399 774 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 775 u16 val;
776
777 if (gain > 63 * 2 * 2)
778 return -EINVAL;
779
96c75399 780 mt9m111->gain = gain;
77110abb
RJ		 781 if ((gain >= 64 * 2) && (gain < 63 * 2 * 2))
782 val = (1 << 10) | (1 << 9) | (gain / 4);
783 else if ((gain >= 64) && (gain < 64 * 2))
506c629a 784 val = (1 << 9) | (gain / 2);
77110abb
RJ		 785 else
786 val = gain;
787
788 return reg_write(GLOBAL_GAIN, val);
789}
790
979ea1dd 791static int mt9m111_set_autoexposure(struct i2c_client *client, int on)
77110abb 792{
979ea1dd 793 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 794 int ret;
795
796 if (on)
797 ret = reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN);
798 else
799 ret = reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN);
800
506c629a 801 if (!ret)
77110abb
RJ		 802 mt9m111->autoexposure = on;
803
804 return ret;
805}
39bf372f 806
979ea1dd 807static int mt9m111_set_autowhitebalance(struct i2c_client *client, int on)
39bf372f 808{
979ea1dd 809 struct mt9m111 *mt9m111 = to_mt9m111(client);
39bf372f
RJ		 810 int ret;
811
812 if (on)
813 ret = reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN);
814 else
815 ret = reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN);
816
817 if (!ret)
818 mt9m111->autowhitebalance = on;
819
820 return ret;
821}
822
979ea1dd 823static int mt9m111_g_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl)
77110abb 824{
c4ce6d14 825 struct i2c_client *client = v4l2_get_subdevdata(sd);
979ea1dd 826 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 827 int data;
828
829 switch (ctrl->id) {
830 case V4L2_CID_VFLIP:
831 if (mt9m111->context == HIGHPOWER)
832 data = reg_read(READ_MODE_B);
833 else
834 data = reg_read(READ_MODE_A);
835
836 if (data < 0)
837 return -EIO;
838 ctrl->value = !!(data & MT9M111_RMB_MIRROR_ROWS);
839 break;
840 case V4L2_CID_HFLIP:
841 if (mt9m111->context == HIGHPOWER)
842 data = reg_read(READ_MODE_B);
843 else
844 data = reg_read(READ_MODE_A);
845
846 if (data < 0)
847 return -EIO;
848 ctrl->value = !!(data & MT9M111_RMB_MIRROR_COLS);
849 break;
850 case V4L2_CID_GAIN:
979ea1dd 851 data = mt9m111_get_global_gain(client);
77110abb
RJ		 852 if (data < 0)
853 return data;
854 ctrl->value = data;
855 break;
856 case V4L2_CID_EXPOSURE_AUTO:
857 ctrl->value = mt9m111->autoexposure;
858 break;
39bf372f
RJ		 859 case V4L2_CID_AUTO_WHITE_BALANCE:
860 ctrl->value = mt9m111->autowhitebalance;
861 break;
77110abb
RJ		 862 }
863 return 0;
864}
865
979ea1dd 866static int mt9m111_s_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl)
77110abb 867{
c4ce6d14 868 struct i2c_client *client = v4l2_get_subdevdata(sd);
979ea1dd 869 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb 870 const struct v4l2_queryctrl *qctrl;
506c629a 871 int ret;
77110abb
RJ		 872
873 qctrl = soc_camera_find_qctrl(&mt9m111_ops, ctrl->id);
77110abb
RJ		 874 if (!qctrl)
875 return -EINVAL;
876
877 switch (ctrl->id) {
878 case V4L2_CID_VFLIP:
879 mt9m111->vflip = ctrl->value;
979ea1dd 880 ret = mt9m111_set_flip(client, ctrl->value,
77110abb
RJ		 881 MT9M111_RMB_MIRROR_ROWS);
882 break;
883 case V4L2_CID_HFLIP:
884 mt9m111->hflip = ctrl->value;
979ea1dd 885 ret = mt9m111_set_flip(client, ctrl->value,
77110abb
RJ		 886 MT9M111_RMB_MIRROR_COLS);
887 break;
888 case V4L2_CID_GAIN:
979ea1dd 889 ret = mt9m111_set_global_gain(client, ctrl->value);
77110abb
RJ		 890 break;
891 case V4L2_CID_EXPOSURE_AUTO:
979ea1dd 892 ret = mt9m111_set_autoexposure(client, ctrl->value);
77110abb 893 break;
39bf372f 894 case V4L2_CID_AUTO_WHITE_BALANCE:
979ea1dd 895 ret = mt9m111_set_autowhitebalance(client, ctrl->value);
39bf372f 896 break;
77110abb
RJ		 897 default:
898 ret = -EINVAL;
899 }
900
506c629a 901 return ret;
77110abb
RJ		 902}
903
96c75399
GL		 904static int mt9m111_suspend(struct soc_camera_device *icd, pm_message_t state)
905{
906 struct i2c_client *client = to_i2c_client(to_soc_camera_control(icd));
907 struct mt9m111 *mt9m111 = to_mt9m111(client);
908
909 mt9m111->gain = mt9m111_get_global_gain(client);
910
911 return 0;
912}
913
979ea1dd 914static int mt9m111_restore_state(struct i2c_client *client)
77110abb 915{
979ea1dd 916 struct mt9m111 *mt9m111 = to_mt9m111(client);
979ea1dd
GL		 917
918 mt9m111_set_context(client, mt9m111->context);
760697be 919 mt9m111_set_pixfmt(client, mt9m111->fmt->code);
979ea1dd
GL		 920 mt9m111_setup_rect(client, &mt9m111->rect);
921 mt9m111_set_flip(client, mt9m111->hflip, MT9M111_RMB_MIRROR_COLS);
922 mt9m111_set_flip(client, mt9m111->vflip, MT9M111_RMB_MIRROR_ROWS);
96c75399 923 mt9m111_set_global_gain(client, mt9m111->gain);
979ea1dd
GL		 924 mt9m111_set_autoexposure(client, mt9m111->autoexposure);
925 mt9m111_set_autowhitebalance(client, mt9m111->autowhitebalance);
77110abb
RJ		 926 return 0;
927}
928
929static int mt9m111_resume(struct soc_camera_device *icd)
930{
40e2e092 931 struct i2c_client *client = to_i2c_client(to_soc_camera_control(icd));
979ea1dd 932 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 933 int ret = 0;
934
935 if (mt9m111->powered) {
979ea1dd 936 ret = mt9m111_enable(client);
506c629a 937 if (!ret)
979ea1dd 938 ret = mt9m111_reset(client);
506c629a 939 if (!ret)
979ea1dd 940 ret = mt9m111_restore_state(client);
77110abb
RJ		 941 }
942 return ret;
943}
944
a4c56fd8 945static int mt9m111_init(struct i2c_client *client)
77110abb 946{
979ea1dd 947 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 948 int ret;
949
950 mt9m111->context = HIGHPOWER;
979ea1dd 951 ret = mt9m111_enable(client);
506c629a 952 if (!ret)
979ea1dd 953 ret = mt9m111_reset(client);
506c629a 954 if (!ret)
979ea1dd 955 ret = mt9m111_set_context(client, mt9m111->context);
506c629a 956 if (!ret)
979ea1dd 957 ret = mt9m111_set_autoexposure(client, mt9m111->autoexposure);
506c629a 958 if (ret)
c8cf078e 959 dev_err(&client->dev, "mt9m111 init failed: %d\n", ret);
506c629a 960 return ret;
77110abb
RJ		 961}
962
77110abb
RJ		 963/*
964 * Interface active, can use i2c. If it fails, it can indeed mean, that
965 * this wasn't our capture interface, so, we wait for the right one
966 */
40e2e092
GL		 967static int mt9m111_video_probe(struct soc_camera_device *icd,
968 struct i2c_client *client)
77110abb 969{
979ea1dd 970 struct mt9m111 *mt9m111 = to_mt9m111(client);
77110abb
RJ		 971 s32 data;
972 int ret;
973
974 /*
975 * We must have a parent by now. And it cannot be a wrong one.
976 * So this entire test is completely redundant.
977 */
978 if (!icd->dev.parent ||
979 to_soc_camera_host(icd->dev.parent)->nr != icd->iface)
980 return -ENODEV;
981
a4c56fd8
GL		 982 mt9m111->autoexposure = 1;
983 mt9m111->autowhitebalance = 1;
984
985 mt9m111->swap_rgb_even_odd = 1;
986 mt9m111->swap_rgb_red_blue = 1;
987
77110abb
RJ		 988 data = reg_read(CHIP_VERSION);
989
990 switch (data) {
c8cf078e 991 case 0x143a: /* MT9M111 or MT9M131 */
77110abb 992 mt9m111->model = V4L2_IDENT_MT9M111;
c8cf078e
PW		 993 dev_info(&client->dev,
994 "Detected a MT9M111/MT9M131 chip ID %x\n", data);
d7f83a51
MR		 995 break;
996 case 0x148c: /* MT9M112 */
997 mt9m111->model = V4L2_IDENT_MT9M112;
c8cf078e 998 dev_info(&client->dev, "Detected a MT9M112 chip ID %x\n", data);
77110abb
RJ		 999 break;
1000 default:
1001 ret = -ENODEV;
85f8be68 1002 dev_err(&client->dev,
c8cf078e
PW		 1003 "No MT9M111/MT9M112/MT9M131 chip detected register read %x\n",
1004 data);
77110abb
RJ		 1005 goto ei2c;
1006 }
1007
175bad92
MG		 1008 ret = mt9m111_init(client);
1009
77110abb
RJ		 1010ei2c:
1011 return ret;
1012}
1013
979ea1dd
GL		 1014static struct v4l2_subdev_core_ops mt9m111_subdev_core_ops = {
1015 .g_ctrl = mt9m111_g_ctrl,
1016 .s_ctrl = mt9m111_s_ctrl,
1017 .g_chip_ident = mt9m111_g_chip_ident,
1018#ifdef CONFIG_VIDEO_ADV_DEBUG
1019 .g_register = mt9m111_g_register,
1020 .s_register = mt9m111_s_register,
1021#endif
1022};
1023
3805f201 1024static int mt9m111_enum_fmt(struct v4l2_subdev *sd, unsigned int index,
760697be
GL		 1025 enum v4l2_mbus_pixelcode *code)
1026{
3805f201 1027 if (index >= ARRAY_SIZE(mt9m111_colour_fmts))
760697be
GL		 1028 return -EINVAL;
1029
1030 *code = mt9m111_colour_fmts[index].code;
1031 return 0;
1032}
1033
979ea1dd 1034static struct v4l2_subdev_video_ops mt9m111_subdev_video_ops = {
760697be
GL		 1035 .s_mbus_fmt = mt9m111_s_fmt,
1036 .g_mbus_fmt = mt9m111_g_fmt,
1037 .try_mbus_fmt = mt9m111_try_fmt,
08590b96 1038 .s_crop = mt9m111_s_crop,
6a6c8786
GL		 1039 .g_crop = mt9m111_g_crop,
1040 .cropcap = mt9m111_cropcap,
760697be 1041 .enum_mbus_fmt = mt9m111_enum_fmt,
979ea1dd
GL		 1042};
1043
1044static struct v4l2_subdev_ops mt9m111_subdev_ops = {
1045 .core = &mt9m111_subdev_core_ops,
1046 .video = &mt9m111_subdev_video_ops,
1047};
1048
77110abb
RJ		 1049static int mt9m111_probe(struct i2c_client *client,
1050 const struct i2c_device_id *did)
1051{
1052 struct mt9m111 *mt9m111;
40e2e092 1053 struct soc_camera_device *icd = client->dev.platform_data;
77110abb 1054 struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
40e2e092 1055 struct soc_camera_link *icl;
77110abb
RJ		 1056 int ret;
1057
40e2e092 1058 if (!icd) {
c8cf078e 1059 dev_err(&client->dev, "mt9m111: soc-camera data missing!\n");
40e2e092
GL		 1060 return -EINVAL;
1061 }
1062
1063 icl = to_soc_camera_link(icd);
77110abb 1064 if (!icl) {
c8cf078e 1065 dev_err(&client->dev, "mt9m111: driver needs platform data\n");
77110abb
RJ		 1066 return -EINVAL;
1067 }
1068
1069 if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) {
1070 dev_warn(&adapter->dev,
1071 "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n");
1072 return -EIO;
1073 }
1074
1075 mt9m111 = kzalloc(sizeof(struct mt9m111), GFP_KERNEL);
1076 if (!mt9m111)
1077 return -ENOMEM;
1078
979ea1dd 1079 v4l2_i2c_subdev_init(&mt9m111->subdev, client, &mt9m111_subdev_ops);
77110abb
RJ		 1080
1081 /* Second stage probe - when a capture adapter is there */
a0705b07 1082 icd->ops = &mt9m111_ops;
77110abb 1083
6a6c8786
GL		 1084 mt9m111->rect.left = MT9M111_MIN_DARK_COLS;
1085 mt9m111->rect.top = MT9M111_MIN_DARK_ROWS;
1086 mt9m111->rect.width = MT9M111_MAX_WIDTH;
1087 mt9m111->rect.height = MT9M111_MAX_HEIGHT;
760697be 1088 mt9m111->fmt = &mt9m111_colour_fmts[0];
6a6c8786 1089
40e2e092
GL		 1090 ret = mt9m111_video_probe(icd, client);
1091 if (ret) {
1092 icd->ops = NULL;
40e2e092
GL		 1093 kfree(mt9m111);
1094 }
77110abb 1095
77110abb
RJ		 1096 return ret;
1097}
1098
1099static int mt9m111_remove(struct i2c_client *client)
1100{
979ea1dd 1101 struct mt9m111 *mt9m111 = to_mt9m111(client);
40e2e092
GL		 1102 struct soc_camera_device *icd = client->dev.platform_data;
1103
1104 icd->ops = NULL;
77110abb
RJ		 1105 kfree(mt9m111);
1106
1107 return 0;
1108}
1109
1110static const struct i2c_device_id mt9m111_id[] = {
1111 { "mt9m111", 0 },
1112 { }
1113};
1114MODULE_DEVICE_TABLE(i2c, mt9m111_id);
1115
1116static struct i2c_driver mt9m111_i2c_driver = {
1117 .driver = {
1118 .name = "mt9m111",
1119 },
1120 .probe = mt9m111_probe,
1121 .remove = mt9m111_remove,
1122 .id_table = mt9m111_id,
1123};
1124
1125static int __init mt9m111_mod_init(void)
1126{
1127 return i2c_add_driver(&mt9m111_i2c_driver);
1128}
1129
1130static void __exit mt9m111_mod_exit(void)
1131{
1132 i2c_del_driver(&mt9m111_i2c_driver);
1133}
1134
1135module_init(mt9m111_mod_init);
1136module_exit(mt9m111_mod_exit);
1137
c8cf078e 1138MODULE_DESCRIPTION("Micron/Aptina MT9M111/MT9M112/MT9M131 Camera driver");
77110abb
RJ		 1139MODULE_AUTHOR("Robert Jarzmik");
1140MODULE_LICENSE("GPL");
kernel source for telekom puls (alcatel/mediatek)