iwlwifi: don't include iwl-dev.h from iwl-devtrace.h
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / ide / ide-dma.c
CommitLineData
1da177e4 1/*
204f47c5
BZ
2 * IDE DMA support (including IDE PCI BM-DMA).
3 *
59bca8cc
BZ
4 * Copyright (C) 1995-1998 Mark Lord
5 * Copyright (C) 1999-2000 Andre Hedrick <andre@linux-ide.org>
6 * Copyright (C) 2004, 2007 Bartlomiej Zolnierkiewicz
58f189fc 7 *
1da177e4 8 * May be copied or modified under the terms of the GNU General Public License
204f47c5
BZ
9 *
10 * DMA is supported for all IDE devices (disk drives, cdroms, tapes, floppies).
1da177e4
LT
11 */
12
13/*
14 * Special Thanks to Mark for his Six years of work.
1da177e4
LT
15 */
16
17/*
1da177e4
LT
18 * Thanks to "Christopher J. Reimer" <reimer@doe.carleton.ca> for
19 * fixing the problem with the BIOS on some Acer motherboards.
20 *
21 * Thanks to "Benoit Poulot-Cazajous" <poulot@chorus.fr> for testing
22 * "TX" chipset compatibility and for providing patches for the "TX" chipset.
23 *
24 * Thanks to Christian Brunner <chb@muc.de> for taking a good first crack
25 * at generic DMA -- his patches were referred to when preparing this code.
26 *
27 * Most importantly, thanks to Robert Bringman <rob@mars.trion.com>
28 * for supplying a Promise UDMA board & WD UDMA drive for this work!
1da177e4
LT
29 */
30
1da177e4
LT
31#include <linux/types.h>
32#include <linux/kernel.h>
1da177e4 33#include <linux/ide.h>
1da177e4 34#include <linux/scatterlist.h>
5c05ff68 35#include <linux/dma-mapping.h>
1da177e4 36
db3f99ef 37static const struct drive_list_entry drive_whitelist[] = {
c2d3ce8c
JH
38 { "Micropolis 2112A" , NULL },
39 { "CONNER CTMA 4000" , NULL },
40 { "CONNER CTT8000-A" , NULL },
41 { "ST34342A" , NULL },
1da177e4
LT
42 { NULL , NULL }
43};
44
db3f99ef 45static const struct drive_list_entry drive_blacklist[] = {
c2d3ce8c
JH
46 { "WDC AC11000H" , NULL },
47 { "WDC AC22100H" , NULL },
48 { "WDC AC32500H" , NULL },
49 { "WDC AC33100H" , NULL },
50 { "WDC AC31600H" , NULL },
1da177e4
LT
51 { "WDC AC32100H" , "24.09P07" },
52 { "WDC AC23200L" , "21.10N21" },
c2d3ce8c
JH
53 { "Compaq CRD-8241B" , NULL },
54 { "CRD-8400B" , NULL },
55 { "CRD-8480B", NULL },
56 { "CRD-8482B", NULL },
57 { "CRD-84" , NULL },
58 { "SanDisk SDP3B" , NULL },
59 { "SanDisk SDP3B-64" , NULL },
60 { "SANYO CD-ROM CRD" , NULL },
61 { "HITACHI CDR-8" , NULL },
62 { "HITACHI CDR-8335" , NULL },
63 { "HITACHI CDR-8435" , NULL },
64 { "Toshiba CD-ROM XM-6202B" , NULL },
65 { "TOSHIBA CD-ROM XM-1702BC", NULL },
66 { "CD-532E-A" , NULL },
67 { "E-IDE CD-ROM CR-840", NULL },
68 { "CD-ROM Drive/F5A", NULL },
69 { "WPI CDD-820", NULL },
70 { "SAMSUNG CD-ROM SC-148C", NULL },
71 { "SAMSUNG CD-ROM SC", NULL },
72 { "ATAPI CD-ROM DRIVE 40X MAXIMUM", NULL },
73 { "_NEC DV5800A", NULL },
5a6248ca 74 { "SAMSUNG CD-ROM SN-124", "N001" },
c2d3ce8c 75 { "Seagate STT20000A", NULL },
b0bc65b9 76 { "CD-ROM CDR_U200", "1.09" },
1da177e4
LT
77 { NULL , NULL }
78
79};
80
1da177e4
LT
81/**
82 * ide_dma_intr - IDE DMA interrupt handler
83 * @drive: the drive the interrupt is for
84 *
db3f99ef 85 * Handle an interrupt completing a read/write DMA transfer on an
1da177e4
LT
86 * IDE device
87 */
db3f99ef
BZ
88
89ide_startstop_t ide_dma_intr(ide_drive_t *drive)
1da177e4 90{
b73c7ee2 91 ide_hwif_t *hwif = drive->hwif;
f094d4d8 92 struct ide_cmd *cmd = &hwif->cmd;
1da177e4
LT
93 u8 stat = 0, dma_stat = 0;
94
88b4132e 95 drive->waiting_for_dma = 0;
b73c7ee2 96 dma_stat = hwif->dma_ops->dma_end(drive);
f094d4d8 97 ide_dma_unmap_sg(drive, cmd);
374e042c 98 stat = hwif->tp_ops->read_status(hwif);
c47137a9 99
3a7d2484 100 if (OK_STAT(stat, DRIVE_READY, drive->bad_wstat | ATA_DRQ)) {
1da177e4 101 if (!dma_stat) {
2230d90d
BZ
102 if ((cmd->tf_flags & IDE_TFLAG_FS) == 0)
103 ide_finish_cmd(drive, cmd, stat);
104 else
130e8867 105 ide_complete_rq(drive, 0,
9780e2dd 106 blk_rq_sectors(cmd->rq) << 9);
1da177e4
LT
107 return ide_stopped;
108 }
db3f99ef
BZ
109 printk(KERN_ERR "%s: %s: bad DMA status (0x%02x)\n",
110 drive->name, __func__, dma_stat);
1da177e4
LT
111 }
112 return ide_error(drive, "dma_intr", stat);
113}
1da177e4 114
2dbe7e91 115int ide_dma_good_drive(ide_drive_t *drive)
75d7d963
BZ
116{
117 return ide_in_drive_list(drive->id, drive_whitelist);
118}
119
1da177e4 120/**
f094d4d8
BZ
121 * ide_dma_map_sg - map IDE scatter gather for DMA I/O
122 * @drive: the drive to map the DMA table for
22981694 123 * @cmd: command
1da177e4 124 *
5c05ff68
BZ
125 * Perform the DMA mapping magic necessary to access the source or
126 * target buffers of a request via DMA. The lower layers of the
1da177e4 127 * kernel provide the necessary cache management so that we can
5c05ff68 128 * operate in a portable fashion.
1da177e4
LT
129 */
130
f094d4d8 131static int ide_dma_map_sg(ide_drive_t *drive, struct ide_cmd *cmd)
1da177e4 132{
db3f99ef 133 ide_hwif_t *hwif = drive->hwif;
1da177e4 134 struct scatterlist *sg = hwif->sg_table;
5d82720a 135 int i;
1da177e4 136
22981694 137 if (cmd->tf_flags & IDE_TFLAG_WRITE)
b6308ee0 138 cmd->sg_dma_direction = DMA_TO_DEVICE;
22981694
BZ
139 else
140 cmd->sg_dma_direction = DMA_FROM_DEVICE;
1da177e4 141
b6308ee0 142 i = dma_map_sg(hwif->dev, sg, cmd->sg_nents, cmd->sg_dma_direction);
f094d4d8 143 if (i) {
b6308ee0
BZ
144 cmd->orig_sg_nents = cmd->sg_nents;
145 cmd->sg_nents = i;
5d82720a
FT
146 }
147
148 return i;
1da177e4 149}
1da177e4 150
1da177e4 151/**
f094d4d8 152 * ide_dma_unmap_sg - clean up DMA mapping
1da177e4
LT
153 * @drive: The drive to unmap
154 *
155 * Teardown mappings after DMA has completed. This must be called
156 * after the completion of each use of ide_build_dmatable and before
157 * the next use of ide_build_dmatable. Failure to do so will cause
158 * an oops as only one mapping can be live for each target at a given
159 * time.
160 */
db3f99ef 161
f094d4d8 162void ide_dma_unmap_sg(ide_drive_t *drive, struct ide_cmd *cmd)
1da177e4 163{
36501650 164 ide_hwif_t *hwif = drive->hwif;
1da177e4 165
b6308ee0
BZ
166 dma_unmap_sg(hwif->dev, hwif->sg_table, cmd->orig_sg_nents,
167 cmd->sg_dma_direction);
1da177e4 168}
f094d4d8 169EXPORT_SYMBOL_GPL(ide_dma_unmap_sg);
1da177e4 170
1da177e4 171/**
7469aaf6 172 * ide_dma_off_quietly - Generic DMA kill
1da177e4
LT
173 * @drive: drive to control
174 *
db3f99ef 175 * Turn off the current DMA on this IDE controller.
1da177e4
LT
176 */
177
7469aaf6 178void ide_dma_off_quietly(ide_drive_t *drive)
1da177e4 179{
97100fc8 180 drive->dev_flags &= ~IDE_DFLAG_USING_DMA;
1da177e4
LT
181 ide_toggle_bounce(drive, 0);
182
5e37bdc0 183 drive->hwif->dma_ops->dma_host_set(drive, 0);
1da177e4 184}
7469aaf6 185EXPORT_SYMBOL(ide_dma_off_quietly);
1da177e4
LT
186
187/**
7469aaf6 188 * ide_dma_off - disable DMA on a device
1da177e4
LT
189 * @drive: drive to disable DMA on
190 *
191 * Disable IDE DMA for a device on this IDE controller.
192 * Inform the user that DMA has been disabled.
193 */
194
7469aaf6 195void ide_dma_off(ide_drive_t *drive)
1da177e4
LT
196{
197 printk(KERN_INFO "%s: DMA disabled\n", drive->name);
4a546e04 198 ide_dma_off_quietly(drive);
1da177e4 199}
7469aaf6 200EXPORT_SYMBOL(ide_dma_off);
1da177e4 201
1da177e4 202/**
4a546e04 203 * ide_dma_on - Enable DMA on a device
1da177e4
LT
204 * @drive: drive to enable DMA on
205 *
206 * Enable IDE DMA for a device on this IDE controller.
207 */
4a546e04
BZ
208
209void ide_dma_on(ide_drive_t *drive)
1da177e4 210{
97100fc8 211 drive->dev_flags |= IDE_DFLAG_USING_DMA;
1da177e4
LT
212 ide_toggle_bounce(drive, 1);
213
5e37bdc0 214 drive->hwif->dma_ops->dma_host_set(drive, 1);
1da177e4
LT
215}
216
db3f99ef 217int __ide_dma_bad_drive(ide_drive_t *drive)
1da177e4 218{
4dde4492 219 u16 *id = drive->id;
1da177e4 220
65e5f2e3 221 int blacklist = ide_in_drive_list(id, drive_blacklist);
1da177e4
LT
222 if (blacklist) {
223 printk(KERN_WARNING "%s: Disabling (U)DMA for %s (blacklisted)\n",
4dde4492 224 drive->name, (char *)&id[ATA_ID_PROD]);
1da177e4
LT
225 return blacklist;
226 }
227 return 0;
228}
1da177e4
LT
229EXPORT_SYMBOL(__ide_dma_bad_drive);
230
2d5eaa6d
BZ
231static const u8 xfer_mode_bases[] = {
232 XFER_UDMA_0,
233 XFER_MW_DMA_0,
234 XFER_SW_DMA_0,
235};
236
7670df73 237static unsigned int ide_get_mode_mask(ide_drive_t *drive, u8 base, u8 req_mode)
2d5eaa6d 238{
4dde4492 239 u16 *id = drive->id;
2d5eaa6d 240 ide_hwif_t *hwif = drive->hwif;
ac95beed 241 const struct ide_port_ops *port_ops = hwif->port_ops;
2d5eaa6d
BZ
242 unsigned int mask = 0;
243
db3f99ef 244 switch (base) {
2d5eaa6d 245 case XFER_UDMA_0:
4dde4492 246 if ((id[ATA_ID_FIELD_VALID] & 4) == 0)
2d5eaa6d 247 break;
8d64fcd9 248 mask = id[ATA_ID_UDMA_MODES];
ac95beed 249 if (port_ops && port_ops->udma_filter)
8d64fcd9 250 mask &= port_ops->udma_filter(drive);
851dd33b 251 else
8d64fcd9 252 mask &= hwif->ultra_mask;
2d5eaa6d 253
7670df73
BZ
254 /*
255 * avoid false cable warning from eighty_ninty_three()
256 */
257 if (req_mode > XFER_UDMA_2) {
258 if ((mask & 0x78) && (eighty_ninty_three(drive) == 0))
259 mask &= 0x07;
260 }
2d5eaa6d
BZ
261 break;
262 case XFER_MW_DMA_0:
8d64fcd9 263 mask = id[ATA_ID_MWDMA_MODES];
74638c84
SS
264
265 /* Also look for the CF specific MWDMA modes... */
266 if (ata_id_is_cfa(id) && (id[ATA_ID_CFA_MODES] & 0x38)) {
267 u8 mode = ((id[ATA_ID_CFA_MODES] & 0x38) >> 3) - 1;
268
269 mask |= ((2 << mode) - 1) << 3;
270 }
271
ac95beed 272 if (port_ops && port_ops->mdma_filter)
8d64fcd9 273 mask &= port_ops->mdma_filter(drive);
b4e44369 274 else
8d64fcd9 275 mask &= hwif->mwdma_mask;
2d5eaa6d
BZ
276 break;
277 case XFER_SW_DMA_0:
8d64fcd9
SS
278 mask = id[ATA_ID_SWDMA_MODES];
279 if (!(mask & ATA_SWDMA2) && (id[ATA_ID_OLD_DMA_MODES] >> 8)) {
48fb2688 280 u8 mode = id[ATA_ID_OLD_DMA_MODES] >> 8;
15a4f943
BZ
281
282 /*
283 * if the mode is valid convert it to the mask
284 * (the maximum allowed mode is XFER_SW_DMA_2)
285 */
286 if (mode <= 2)
8d64fcd9 287 mask = (2 << mode) - 1;
15a4f943 288 }
8d64fcd9 289 mask &= hwif->swdma_mask;
2d5eaa6d
BZ
290 break;
291 default:
292 BUG();
293 break;
294 }
295
296 return mask;
297}
298
299/**
7670df73 300 * ide_find_dma_mode - compute DMA speed
2d5eaa6d 301 * @drive: IDE device
7670df73
BZ
302 * @req_mode: requested mode
303 *
304 * Checks the drive/host capabilities and finds the speed to use for
305 * the DMA transfer. The speed is then limited by the requested mode.
2d5eaa6d 306 *
7670df73
BZ
307 * Returns 0 if the drive/host combination is incapable of DMA transfers
308 * or if the requested mode is not a DMA mode.
2d5eaa6d
BZ
309 */
310
7670df73 311u8 ide_find_dma_mode(ide_drive_t *drive, u8 req_mode)
2d5eaa6d
BZ
312{
313 ide_hwif_t *hwif = drive->hwif;
314 unsigned int mask;
315 int x, i;
316 u8 mode = 0;
317
33c1002e
BZ
318 if (drive->media != ide_disk) {
319 if (hwif->host_flags & IDE_HFLAG_NO_ATAPI_DMA)
320 return 0;
321 }
2d5eaa6d
BZ
322
323 for (i = 0; i < ARRAY_SIZE(xfer_mode_bases); i++) {
7670df73
BZ
324 if (req_mode < xfer_mode_bases[i])
325 continue;
326 mask = ide_get_mode_mask(drive, xfer_mode_bases[i], req_mode);
2d5eaa6d
BZ
327 x = fls(mask) - 1;
328 if (x >= 0) {
329 mode = xfer_mode_bases[i] + x;
330 break;
331 }
332 }
333
75d7d963
BZ
334 if (hwif->chipset == ide_acorn && mode == 0) {
335 /*
336 * is this correct?
337 */
4dde4492
BZ
338 if (ide_dma_good_drive(drive) &&
339 drive->id[ATA_ID_EIDE_DMA_TIME] < 150)
75d7d963
BZ
340 mode = XFER_MW_DMA_1;
341 }
342
3ab7efe8
BZ
343 mode = min(mode, req_mode);
344
345 printk(KERN_INFO "%s: %s mode selected\n", drive->name,
d34887da 346 mode ? ide_xfer_verbose(mode) : "no DMA");
2d5eaa6d 347
3ab7efe8 348 return mode;
2d5eaa6d 349}
2d5eaa6d 350
0ae2e178 351static int ide_tune_dma(ide_drive_t *drive)
29e744d0 352{
8704de8f 353 ide_hwif_t *hwif = drive->hwif;
29e744d0
BZ
354 u8 speed;
355
97100fc8
BZ
356 if (ata_id_has_dma(drive->id) == 0 ||
357 (drive->dev_flags & IDE_DFLAG_NODMA))
122ab088
BZ
358 return 0;
359
360 /* consult the list of known "bad" drives */
361 if (__ide_dma_bad_drive(drive))
29e744d0
BZ
362 return 0;
363
8704de8f 364 if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA)
0ae2e178
BZ
365 return config_drive_for_dma(drive);
366
29e744d0
BZ
367 speed = ide_max_dma_mode(drive);
368
951784b6
BZ
369 if (!speed)
370 return 0;
29e744d0 371
88b2b32b 372 if (ide_set_dma_mode(drive, speed))
4728d546 373 return 0;
29e744d0 374
4728d546 375 return 1;
29e744d0
BZ
376}
377
0ae2e178
BZ
378static int ide_dma_check(ide_drive_t *drive)
379{
380 ide_hwif_t *hwif = drive->hwif;
0ae2e178 381
ba4b2e60 382 if (ide_tune_dma(drive))
0ae2e178
BZ
383 return 0;
384
385 /* TODO: always do PIO fallback */
386 if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA)
387 return -1;
388
389 ide_set_max_pio(drive);
390
ba4b2e60 391 return -1;
0ae2e178
BZ
392}
393
3608b5d7
BZ
394int ide_set_dma(ide_drive_t *drive)
395{
3608b5d7
BZ
396 int rc;
397
7b905994
BZ
398 /*
399 * Force DMAing for the beginning of the check.
400 * Some chipsets appear to do interesting
401 * things, if not checked and cleared.
402 * PARANOIA!!!
403 */
4a546e04 404 ide_dma_off_quietly(drive);
3608b5d7 405
7b905994
BZ
406 rc = ide_dma_check(drive);
407 if (rc)
408 return rc;
3608b5d7 409
4a546e04
BZ
410 ide_dma_on(drive);
411
412 return 0;
3608b5d7
BZ
413}
414
578cfa0d
BZ
415void ide_check_dma_crc(ide_drive_t *drive)
416{
417 u8 mode;
418
419 ide_dma_off_quietly(drive);
420 drive->crc_count = 0;
421 mode = drive->current_speed;
422 /*
423 * Don't try non Ultra-DMA modes without iCRC's. Force the
424 * device to PIO and make the user enable SWDMA/MWDMA modes.
425 */
426 if (mode > XFER_UDMA_0 && mode <= XFER_UDMA_7)
427 mode--;
428 else
429 mode = XFER_PIO_4;
430 ide_set_xfer_rate(drive, mode);
431 if (drive->current_speed >= XFER_SW_DMA_0)
432 ide_dma_on(drive);
433}
434
de23ec9c 435void ide_dma_lost_irq(ide_drive_t *drive)
1da177e4 436{
de23ec9c 437 printk(KERN_ERR "%s: DMA interrupt recovery\n", drive->name);
1da177e4 438}
de23ec9c 439EXPORT_SYMBOL_GPL(ide_dma_lost_irq);
1da177e4 440
65ca5377
BZ
441/*
442 * un-busy the port etc, and clear any pending DMA status. we want to
443 * retry the current request in pio mode instead of risking tossing it
444 * all away
445 */
446ide_startstop_t ide_dma_timeout_retry(ide_drive_t *drive, int error)
447{
448 ide_hwif_t *hwif = drive->hwif;
35c9b4da 449 const struct ide_dma_ops *dma_ops = hwif->dma_ops;
f094d4d8 450 struct ide_cmd *cmd = &hwif->cmd;
65ca5377
BZ
451 struct request *rq;
452 ide_startstop_t ret = ide_stopped;
453
454 /*
455 * end current dma transaction
456 */
457
458 if (error < 0) {
459 printk(KERN_WARNING "%s: DMA timeout error\n", drive->name);
88b4132e 460 drive->waiting_for_dma = 0;
35c9b4da 461 (void)dma_ops->dma_end(drive);
f094d4d8 462 ide_dma_unmap_sg(drive, cmd);
65ca5377
BZ
463 ret = ide_error(drive, "dma timeout error",
464 hwif->tp_ops->read_status(hwif));
465 } else {
466 printk(KERN_WARNING "%s: DMA timeout retry\n", drive->name);
35c9b4da
BZ
467 if (dma_ops->dma_clear)
468 dma_ops->dma_clear(drive);
1cee52de
BZ
469 printk(KERN_ERR "%s: timeout waiting for DMA\n", drive->name);
470 if (dma_ops->dma_test_irq(drive) == 0) {
471 ide_dump_status(drive, "DMA timeout",
472 hwif->tp_ops->read_status(hwif));
88b4132e 473 drive->waiting_for_dma = 0;
1cee52de 474 (void)dma_ops->dma_end(drive);
f094d4d8 475 ide_dma_unmap_sg(drive, cmd);
1cee52de 476 }
65ca5377
BZ
477 }
478
479 /*
480 * disable dma for now, but remember that we did so because of
481 * a timeout -- we'll reenable after we finish this next request
482 * (or rather the first chunk of it) in pio.
483 */
484 drive->dev_flags |= IDE_DFLAG_DMA_PIO_RETRY;
485 drive->retry_pio++;
486 ide_dma_off_quietly(drive);
487
488 /*
489 * un-busy drive etc and make sure request is sane
490 */
65ca5377 491 rq = hwif->rq;
586cf268
TH
492 if (rq) {
493 hwif->rq = NULL;
494 rq->errors = 0;
495 }
65ca5377
BZ
496 return ret;
497}
498
0d1bad21 499void ide_release_dma_engine(ide_hwif_t *hwif)
1da177e4
LT
500{
501 if (hwif->dmatable_cpu) {
2bbd57ca 502 int prd_size = hwif->prd_max_nents * hwif->prd_ent_size;
36501650 503
2bbd57ca
BZ
504 dma_free_coherent(hwif->dev, prd_size,
505 hwif->dmatable_cpu, hwif->dmatable_dma);
1da177e4
LT
506 hwif->dmatable_cpu = NULL;
507 }
1da177e4 508}
2bbd57ca 509EXPORT_SYMBOL_GPL(ide_release_dma_engine);
1da177e4 510
b8e73fba 511int ide_allocate_dma_engine(ide_hwif_t *hwif)
1da177e4 512{
2bbd57ca 513 int prd_size;
36501650 514
2bbd57ca
BZ
515 if (hwif->prd_max_nents == 0)
516 hwif->prd_max_nents = PRD_ENTRIES;
517 if (hwif->prd_ent_size == 0)
518 hwif->prd_ent_size = PRD_BYTES;
1da177e4 519
2bbd57ca 520 prd_size = hwif->prd_max_nents * hwif->prd_ent_size;
1da177e4 521
2bbd57ca
BZ
522 hwif->dmatable_cpu = dma_alloc_coherent(hwif->dev, prd_size,
523 &hwif->dmatable_dma,
524 GFP_ATOMIC);
525 if (hwif->dmatable_cpu == NULL) {
526 printk(KERN_ERR "%s: unable to allocate PRD table\n",
5e59c236 527 hwif->name);
2bbd57ca
BZ
528 return -ENOMEM;
529 }
1da177e4 530
2bbd57ca 531 return 0;
1da177e4 532}
b8e73fba 533EXPORT_SYMBOL_GPL(ide_allocate_dma_engine);
5ae5412d
BZ
534
535int ide_dma_prepare(ide_drive_t *drive, struct ide_cmd *cmd)
536{
8a4a5738
BZ
537 const struct ide_dma_ops *dma_ops = drive->hwif->dma_ops;
538
5ae5412d 539 if ((drive->dev_flags & IDE_DFLAG_USING_DMA) == 0 ||
f094d4d8
BZ
540 (dma_ops->dma_check && dma_ops->dma_check(drive, cmd)))
541 goto out;
542 ide_map_sg(drive, cmd);
543 if (ide_dma_map_sg(drive, cmd) == 0)
544 goto out_map;
545 if (dma_ops->dma_setup(drive, cmd))
546 goto out_dma_unmap;
88b4132e 547 drive->waiting_for_dma = 1;
5ae5412d 548 return 0;
f094d4d8
BZ
549out_dma_unmap:
550 ide_dma_unmap_sg(drive, cmd);
551out_map:
552 ide_map_sg(drive, cmd);
553out:
554 return 1;
5ae5412d 555}