projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Replace the array of pages with a scatterlist
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
79e53945
JB		 35#include "drmP.h"
36#include "intel_drv.h"
37#include "i915_drm.h"
38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
ab2c0672 40#include "drm_dp_helper.h"
79e53945 41#include "drm_crtc_helper.h"
c0f372b3 42#include <linux/dma_remapping.h>
79e53945 43
32f9d658
ZW		 44#define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
45
0206e353 46bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
3dec0095 47static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 48static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945
JB		 49
50typedef struct {
0206e353
AJ		 51 /* given values */
52 int n;
53 int m1, m2;
54 int p1, p2;
55 /* derived values */
56 int dot;
57 int vco;
58 int m;
59 int p;
79e53945
JB		 60} intel_clock_t;
61
62typedef struct {
0206e353 63 int min, max;
79e53945
JB		 64} intel_range_t;
65
66typedef struct {
0206e353
AJ		 67 int dot_limit;
68 int p2_slow, p2_fast;
79e53945
JB		 69} intel_p2_t;
70
71#define INTEL_P2_NUM 2
d4906093
ML		 72typedef struct intel_limit intel_limit_t;
73struct intel_limit {
0206e353
AJ		 74 intel_range_t dot, vco, n, m, m1, m2, p, p1;
75 intel_p2_t p2;
76 bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
cec2f356 77 int, int, intel_clock_t *, intel_clock_t *);
d4906093 78};
79e53945 79
2377b741
JB		 80/* FDI */
81#define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
82
d4906093
ML		 83static bool
84intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 85 int target, int refclk, intel_clock_t *match_clock,
86 intel_clock_t *best_clock);
d4906093
ML		 87static bool
88intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 89 int target, int refclk, intel_clock_t *match_clock,
90 intel_clock_t *best_clock);
79e53945 91
a4fc5ed6
KP		 92static bool
93intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 94 int target, int refclk, intel_clock_t *match_clock,
95 intel_clock_t *best_clock);
5eb08b69 96static bool
f2b115e6 97intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 98 int target, int refclk, intel_clock_t *match_clock,
99 intel_clock_t *best_clock);
a4fc5ed6 100
a0c4da24
JB		 101static bool
102intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
103 int target, int refclk, intel_clock_t *match_clock,
104 intel_clock_t *best_clock);
105
021357ac
CW		 106static inline u32 /* units of 100MHz */
107intel_fdi_link_freq(struct drm_device *dev)
108{
8b99e68c
CW		 109 if (IS_GEN5(dev)) {
110 struct drm_i915_private *dev_priv = dev->dev_private;
111 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
112 } else
113 return 27;
021357ac
CW		 114}
115
e4b36699 116static const intel_limit_t intel_limits_i8xx_dvo = {
0206e353
AJ		 117 .dot = { .min = 25000, .max = 350000 },
118 .vco = { .min = 930000, .max = 1400000 },
119 .n = { .min = 3, .max = 16 },
120 .m = { .min = 96, .max = 140 },
121 .m1 = { .min = 18, .max = 26 },
122 .m2 = { .min = 6, .max = 16 },
123 .p = { .min = 4, .max = 128 },
124 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 125 .p2 = { .dot_limit = 165000,
126 .p2_slow = 4, .p2_fast = 2 },
d4906093 127 .find_pll = intel_find_best_PLL,
e4b36699
KP		 128};
129
130static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 131 .dot = { .min = 25000, .max = 350000 },
132 .vco = { .min = 930000, .max = 1400000 },
133 .n = { .min = 3, .max = 16 },
134 .m = { .min = 96, .max = 140 },
135 .m1 = { .min = 18, .max = 26 },
136 .m2 = { .min = 6, .max = 16 },
137 .p = { .min = 4, .max = 128 },
138 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 139 .p2 = { .dot_limit = 165000,
140 .p2_slow = 14, .p2_fast = 7 },
d4906093 141 .find_pll = intel_find_best_PLL,
e4b36699 142};
273e27ca 143
e4b36699 144static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 145 .dot = { .min = 20000, .max = 400000 },
146 .vco = { .min = 1400000, .max = 2800000 },
147 .n = { .min = 1, .max = 6 },
148 .m = { .min = 70, .max = 120 },
149 .m1 = { .min = 10, .max = 22 },
150 .m2 = { .min = 5, .max = 9 },
151 .p = { .min = 5, .max = 80 },
152 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 153 .p2 = { .dot_limit = 200000,
154 .p2_slow = 10, .p2_fast = 5 },
d4906093 155 .find_pll = intel_find_best_PLL,
e4b36699
KP		 156};
157
158static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 159 .dot = { .min = 20000, .max = 400000 },
160 .vco = { .min = 1400000, .max = 2800000 },
161 .n = { .min = 1, .max = 6 },
162 .m = { .min = 70, .max = 120 },
163 .m1 = { .min = 10, .max = 22 },
164 .m2 = { .min = 5, .max = 9 },
165 .p = { .min = 7, .max = 98 },
166 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 167 .p2 = { .dot_limit = 112000,
168 .p2_slow = 14, .p2_fast = 7 },
d4906093 169 .find_pll = intel_find_best_PLL,
e4b36699
KP		 170};
171
273e27ca 172
e4b36699 173static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 174 .dot = { .min = 25000, .max = 270000 },
175 .vco = { .min = 1750000, .max = 3500000},
176 .n = { .min = 1, .max = 4 },
177 .m = { .min = 104, .max = 138 },
178 .m1 = { .min = 17, .max = 23 },
179 .m2 = { .min = 5, .max = 11 },
180 .p = { .min = 10, .max = 30 },
181 .p1 = { .min = 1, .max = 3},
182 .p2 = { .dot_limit = 270000,
183 .p2_slow = 10,
184 .p2_fast = 10
044c7c41 185 },
d4906093 186 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 187};
188
189static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 190 .dot = { .min = 22000, .max = 400000 },
191 .vco = { .min = 1750000, .max = 3500000},
192 .n = { .min = 1, .max = 4 },
193 .m = { .min = 104, .max = 138 },
194 .m1 = { .min = 16, .max = 23 },
195 .m2 = { .min = 5, .max = 11 },
196 .p = { .min = 5, .max = 80 },
197 .p1 = { .min = 1, .max = 8},
198 .p2 = { .dot_limit = 165000,
199 .p2_slow = 10, .p2_fast = 5 },
d4906093 200 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 201};
202
203static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 204 .dot = { .min = 20000, .max = 115000 },
205 .vco = { .min = 1750000, .max = 3500000 },
206 .n = { .min = 1, .max = 3 },
207 .m = { .min = 104, .max = 138 },
208 .m1 = { .min = 17, .max = 23 },
209 .m2 = { .min = 5, .max = 11 },
210 .p = { .min = 28, .max = 112 },
211 .p1 = { .min = 2, .max = 8 },
212 .p2 = { .dot_limit = 0,
213 .p2_slow = 14, .p2_fast = 14
044c7c41 214 },
d4906093 215 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 216};
217
218static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 219 .dot = { .min = 80000, .max = 224000 },
220 .vco = { .min = 1750000, .max = 3500000 },
221 .n = { .min = 1, .max = 3 },
222 .m = { .min = 104, .max = 138 },
223 .m1 = { .min = 17, .max = 23 },
224 .m2 = { .min = 5, .max = 11 },
225 .p = { .min = 14, .max = 42 },
226 .p1 = { .min = 2, .max = 6 },
227 .p2 = { .dot_limit = 0,
228 .p2_slow = 7, .p2_fast = 7
044c7c41 229 },
d4906093 230 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 231};
232
233static const intel_limit_t intel_limits_g4x_display_port = {
0206e353
AJ		 234 .dot = { .min = 161670, .max = 227000 },
235 .vco = { .min = 1750000, .max = 3500000},
236 .n = { .min = 1, .max = 2 },
237 .m = { .min = 97, .max = 108 },
238 .m1 = { .min = 0x10, .max = 0x12 },
239 .m2 = { .min = 0x05, .max = 0x06 },
240 .p = { .min = 10, .max = 20 },
241 .p1 = { .min = 1, .max = 2},
242 .p2 = { .dot_limit = 0,
273e27ca 243 .p2_slow = 10, .p2_fast = 10 },
0206e353 244 .find_pll = intel_find_pll_g4x_dp,
e4b36699
KP		 245};
246
f2b115e6 247static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 248 .dot = { .min = 20000, .max = 400000},
249 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 250 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 251 .n = { .min = 3, .max = 6 },
252 .m = { .min = 2, .max = 256 },
273e27ca 253 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 254 .m1 = { .min = 0, .max = 0 },
255 .m2 = { .min = 0, .max = 254 },
256 .p = { .min = 5, .max = 80 },
257 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 258 .p2 = { .dot_limit = 200000,
259 .p2_slow = 10, .p2_fast = 5 },
6115707b 260 .find_pll = intel_find_best_PLL,
e4b36699
KP		 261};
262
f2b115e6 263static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 264 .dot = { .min = 20000, .max = 400000 },
265 .vco = { .min = 1700000, .max = 3500000 },
266 .n = { .min = 3, .max = 6 },
267 .m = { .min = 2, .max = 256 },
268 .m1 = { .min = 0, .max = 0 },
269 .m2 = { .min = 0, .max = 254 },
270 .p = { .min = 7, .max = 112 },
271 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 272 .p2 = { .dot_limit = 112000,
273 .p2_slow = 14, .p2_fast = 14 },
6115707b 274 .find_pll = intel_find_best_PLL,
e4b36699
KP		 275};
276
273e27ca
EA		 277/* Ironlake / Sandybridge
278 *
279 * We calculate clock using (register_value + 2) for N/M1/M2, so here
280 * the range value for them is (actual_value - 2).
281 */
b91ad0ec 282static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 283 .dot = { .min = 25000, .max = 350000 },
284 .vco = { .min = 1760000, .max = 3510000 },
285 .n = { .min = 1, .max = 5 },
286 .m = { .min = 79, .max = 127 },
287 .m1 = { .min = 12, .max = 22 },
288 .m2 = { .min = 5, .max = 9 },
289 .p = { .min = 5, .max = 80 },
290 .p1 = { .min = 1, .max = 8 },
291 .p2 = { .dot_limit = 225000,
292 .p2_slow = 10, .p2_fast = 5 },
4547668a 293 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 294};
295
b91ad0ec 296static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 297 .dot = { .min = 25000, .max = 350000 },
298 .vco = { .min = 1760000, .max = 3510000 },
299 .n = { .min = 1, .max = 3 },
300 .m = { .min = 79, .max = 118 },
301 .m1 = { .min = 12, .max = 22 },
302 .m2 = { .min = 5, .max = 9 },
303 .p = { .min = 28, .max = 112 },
304 .p1 = { .min = 2, .max = 8 },
305 .p2 = { .dot_limit = 225000,
306 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 307 .find_pll = intel_g4x_find_best_PLL,
308};
309
310static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 311 .dot = { .min = 25000, .max = 350000 },
312 .vco = { .min = 1760000, .max = 3510000 },
313 .n = { .min = 1, .max = 3 },
314 .m = { .min = 79, .max = 127 },
315 .m1 = { .min = 12, .max = 22 },
316 .m2 = { .min = 5, .max = 9 },
317 .p = { .min = 14, .max = 56 },
318 .p1 = { .min = 2, .max = 8 },
319 .p2 = { .dot_limit = 225000,
320 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 321 .find_pll = intel_g4x_find_best_PLL,
322};
323
273e27ca 324/* LVDS 100mhz refclk limits. */
b91ad0ec 325static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 326 .dot = { .min = 25000, .max = 350000 },
327 .vco = { .min = 1760000, .max = 3510000 },
328 .n = { .min = 1, .max = 2 },
329 .m = { .min = 79, .max = 126 },
330 .m1 = { .min = 12, .max = 22 },
331 .m2 = { .min = 5, .max = 9 },
332 .p = { .min = 28, .max = 112 },
0206e353 333 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 334 .p2 = { .dot_limit = 225000,
335 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 336 .find_pll = intel_g4x_find_best_PLL,
337};
338
339static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 340 .dot = { .min = 25000, .max = 350000 },
341 .vco = { .min = 1760000, .max = 3510000 },
342 .n = { .min = 1, .max = 3 },
343 .m = { .min = 79, .max = 126 },
344 .m1 = { .min = 12, .max = 22 },
345 .m2 = { .min = 5, .max = 9 },
346 .p = { .min = 14, .max = 42 },
0206e353 347 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 348 .p2 = { .dot_limit = 225000,
349 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 350 .find_pll = intel_g4x_find_best_PLL,
351};
352
353static const intel_limit_t intel_limits_ironlake_display_port = {
0206e353
AJ		 354 .dot = { .min = 25000, .max = 350000 },
355 .vco = { .min = 1760000, .max = 3510000},
356 .n = { .min = 1, .max = 2 },
357 .m = { .min = 81, .max = 90 },
358 .m1 = { .min = 12, .max = 22 },
359 .m2 = { .min = 5, .max = 9 },
360 .p = { .min = 10, .max = 20 },
361 .p1 = { .min = 1, .max = 2},
362 .p2 = { .dot_limit = 0,
273e27ca 363 .p2_slow = 10, .p2_fast = 10 },
0206e353 364 .find_pll = intel_find_pll_ironlake_dp,
79e53945
JB		 365};
366
a0c4da24
JB		 367static const intel_limit_t intel_limits_vlv_dac = {
368 .dot = { .min = 25000, .max = 270000 },
369 .vco = { .min = 4000000, .max = 6000000 },
370 .n = { .min = 1, .max = 7 },
371 .m = { .min = 22, .max = 450 }, /* guess */
372 .m1 = { .min = 2, .max = 3 },
373 .m2 = { .min = 11, .max = 156 },
374 .p = { .min = 10, .max = 30 },
375 .p1 = { .min = 2, .max = 3 },
376 .p2 = { .dot_limit = 270000,
377 .p2_slow = 2, .p2_fast = 20 },
378 .find_pll = intel_vlv_find_best_pll,
379};
380
381static const intel_limit_t intel_limits_vlv_hdmi = {
382 .dot = { .min = 20000, .max = 165000 },
383 .vco = { .min = 5994000, .max = 4000000 },
384 .n = { .min = 1, .max = 7 },
385 .m = { .min = 60, .max = 300 }, /* guess */
386 .m1 = { .min = 2, .max = 3 },
387 .m2 = { .min = 11, .max = 156 },
388 .p = { .min = 10, .max = 30 },
389 .p1 = { .min = 2, .max = 3 },
390 .p2 = { .dot_limit = 270000,
391 .p2_slow = 2, .p2_fast = 20 },
392 .find_pll = intel_vlv_find_best_pll,
393};
394
395static const intel_limit_t intel_limits_vlv_dp = {
396 .dot = { .min = 162000, .max = 270000 },
397 .vco = { .min = 5994000, .max = 4000000 },
398 .n = { .min = 1, .max = 7 },
399 .m = { .min = 60, .max = 300 }, /* guess */
400 .m1 = { .min = 2, .max = 3 },
401 .m2 = { .min = 11, .max = 156 },
402 .p = { .min = 10, .max = 30 },
403 .p1 = { .min = 2, .max = 3 },
404 .p2 = { .dot_limit = 270000,
405 .p2_slow = 2, .p2_fast = 20 },
406 .find_pll = intel_vlv_find_best_pll,
407};
408
57f350b6
JB		 409u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg)
410{
411 unsigned long flags;
412 u32 val = 0;
413
414 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
415 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
416 DRM_ERROR("DPIO idle wait timed out\n");
417 goto out_unlock;
418 }
419
420 I915_WRITE(DPIO_REG, reg);
421 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_READ | DPIO_PORTID |
422 DPIO_BYTE);
423 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
424 DRM_ERROR("DPIO read wait timed out\n");
425 goto out_unlock;
426 }
427 val = I915_READ(DPIO_DATA);
428
429out_unlock:
430 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
431 return val;
432}
433
a0c4da24
JB		 434static void intel_dpio_write(struct drm_i915_private *dev_priv, int reg,
435 u32 val)
436{
437 unsigned long flags;
438
439 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
440 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
441 DRM_ERROR("DPIO idle wait timed out\n");
442 goto out_unlock;
443 }
444
445 I915_WRITE(DPIO_DATA, val);
446 I915_WRITE(DPIO_REG, reg);
447 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_WRITE | DPIO_PORTID |
448 DPIO_BYTE);
449 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100))
450 DRM_ERROR("DPIO write wait timed out\n");
451
452out_unlock:
453 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
454}
455
57f350b6
JB		 456static void vlv_init_dpio(struct drm_device *dev)
457{
458 struct drm_i915_private *dev_priv = dev->dev_private;
459
460 /* Reset the DPIO config */
461 I915_WRITE(DPIO_CTL, 0);
462 POSTING_READ(DPIO_CTL);
463 I915_WRITE(DPIO_CTL, 1);
464 POSTING_READ(DPIO_CTL);
465}
466
618563e3
DV		 467static int intel_dual_link_lvds_callback(const struct dmi_system_id *id)
468{
469 DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident);
470 return 1;
471}
472
473static const struct dmi_system_id intel_dual_link_lvds[] = {
474 {
475 .callback = intel_dual_link_lvds_callback,
476 .ident = "Apple MacBook Pro (Core i5/i7 Series)",
477 .matches = {
478 DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."),
479 DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"),
480 },
481 },
482 { } /* terminating entry */
483};
484
b0354385
TI		 485static bool is_dual_link_lvds(struct drm_i915_private *dev_priv,
486 unsigned int reg)
487{
488 unsigned int val;
489
121d527a
TI		 490 /* use the module option value if specified */
491 if (i915_lvds_channel_mode > 0)
492 return i915_lvds_channel_mode == 2;
493
618563e3
DV		 494 if (dmi_check_system(intel_dual_link_lvds))
495 return true;
496
b0354385
TI		 497 if (dev_priv->lvds_val)
498 val = dev_priv->lvds_val;
499 else {
500 /* BIOS should set the proper LVDS register value at boot, but
501 * in reality, it doesn't set the value when the lid is closed;
502 * we need to check "the value to be set" in VBT when LVDS
503 * register is uninitialized.
504 */
505 val = I915_READ(reg);
14d94a3d 506 if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED)))
b0354385
TI		 507 val = dev_priv->bios_lvds_val;
508 dev_priv->lvds_val = val;
509 }
510 return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP;
511}
512
1b894b59
CW		 513static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
514 int refclk)
2c07245f 515{
b91ad0ec
ZW		 516 struct drm_device *dev = crtc->dev;
517 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 518 const intel_limit_t *limit;
b91ad0ec
ZW		 519
520 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b0354385 521 if (is_dual_link_lvds(dev_priv, PCH_LVDS)) {
b91ad0ec 522 /* LVDS dual channel */
1b894b59 523 if (refclk == 100000)
b91ad0ec
ZW		 524 limit = &intel_limits_ironlake_dual_lvds_100m;
525 else
526 limit = &intel_limits_ironlake_dual_lvds;
527 } else {
1b894b59 528 if (refclk == 100000)
b91ad0ec
ZW		 529 limit = &intel_limits_ironlake_single_lvds_100m;
530 else
531 limit = &intel_limits_ironlake_single_lvds;
532 }
533 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
4547668a
ZY		 534 HAS_eDP)
535 limit = &intel_limits_ironlake_display_port;
2c07245f 536 else
b91ad0ec 537 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 538
539 return limit;
540}
541
044c7c41
ML		 542static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
543{
544 struct drm_device *dev = crtc->dev;
545 struct drm_i915_private *dev_priv = dev->dev_private;
546 const intel_limit_t *limit;
547
548 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b0354385 549 if (is_dual_link_lvds(dev_priv, LVDS))
044c7c41 550 /* LVDS with dual channel */
e4b36699 551 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41
ML		 552 else
553 /* LVDS with dual channel */
e4b36699 554 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 555 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
556 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 557 limit = &intel_limits_g4x_hdmi;
044c7c41 558 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 559 limit = &intel_limits_g4x_sdvo;
0206e353 560 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
e4b36699 561 limit = &intel_limits_g4x_display_port;
044c7c41 562 } else /* The option is for other outputs */
e4b36699 563 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 564
565 return limit;
566}
567
1b894b59 568static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 569{
570 struct drm_device *dev = crtc->dev;
571 const intel_limit_t *limit;
572
bad720ff 573 if (HAS_PCH_SPLIT(dev))
1b894b59 574 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 575 else if (IS_G4X(dev)) {
044c7c41 576 limit = intel_g4x_limit(crtc);
f2b115e6 577 } else if (IS_PINEVIEW(dev)) {
2177832f 578 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 579 limit = &intel_limits_pineview_lvds;
2177832f 580 else
f2b115e6 581 limit = &intel_limits_pineview_sdvo;
a0c4da24
JB		 582 } else if (IS_VALLEYVIEW(dev)) {
583 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG))
584 limit = &intel_limits_vlv_dac;
585 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
586 limit = &intel_limits_vlv_hdmi;
587 else
588 limit = &intel_limits_vlv_dp;
a6c45cf0
CW		 589 } else if (!IS_GEN2(dev)) {
590 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
591 limit = &intel_limits_i9xx_lvds;
592 else
593 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 594 } else {
595 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 596 limit = &intel_limits_i8xx_lvds;
79e53945 597 else
e4b36699 598 limit = &intel_limits_i8xx_dvo;
79e53945
JB		 599 }
600 return limit;
601}
602
f2b115e6
AJ		 603/* m1 is reserved as 0 in Pineview, n is a ring counter */
604static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 605{
2177832f
SL		 606 clock->m = clock->m2 + 2;
607 clock->p = clock->p1 * clock->p2;
608 clock->vco = refclk * clock->m / clock->n;
609 clock->dot = clock->vco / clock->p;
610}
611
612static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
613{
f2b115e6
AJ		 614 if (IS_PINEVIEW(dev)) {
615 pineview_clock(refclk, clock);
2177832f
SL		 616 return;
617 }
79e53945
JB		 618 clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
619 clock->p = clock->p1 * clock->p2;
620 clock->vco = refclk * clock->m / (clock->n + 2);
621 clock->dot = clock->vco / clock->p;
622}
623
79e53945
JB		 624/**
625 * Returns whether any output on the specified pipe is of the specified type
626 */
4ef69c7a 627bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 628{
4ef69c7a 629 struct drm_device *dev = crtc->dev;
4ef69c7a
CW		 630 struct intel_encoder *encoder;
631
6c2b7c12
DV		 632 for_each_encoder_on_crtc(dev, crtc, encoder)
633 if (encoder->type == type)
4ef69c7a
CW		 634 return true;
635
636 return false;
79e53945
JB		 637}
638
7c04d1d9 639#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 640/**
641 * Returns whether the given set of divisors are valid for a given refclk with
642 * the given connectors.
643 */
644
1b894b59
CW		 645static bool intel_PLL_is_valid(struct drm_device *dev,
646 const intel_limit_t *limit,
647 const intel_clock_t *clock)
79e53945 648{
79e53945 649 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 650 INTELPllInvalid("p1 out of range\n");
79e53945 651 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 652 INTELPllInvalid("p out of range\n");
79e53945 653 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 654 INTELPllInvalid("m2 out of range\n");
79e53945 655 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 656 INTELPllInvalid("m1 out of range\n");
f2b115e6 657 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 658 INTELPllInvalid("m1 <= m2\n");
79e53945 659 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 660 INTELPllInvalid("m out of range\n");
79e53945 661 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 662 INTELPllInvalid("n out of range\n");
79e53945 663 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 664 INTELPllInvalid("vco out of range\n");
79e53945
JB		 665 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
666 * connector, etc., rather than just a single range.
667 */
668 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 669 INTELPllInvalid("dot out of range\n");
79e53945
JB		 670
671 return true;
672}
673
d4906093
ML		 674static bool
675intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 676 int target, int refclk, intel_clock_t *match_clock,
677 intel_clock_t *best_clock)
d4906093 678
79e53945
JB		 679{
680 struct drm_device *dev = crtc->dev;
681 struct drm_i915_private *dev_priv = dev->dev_private;
682 intel_clock_t clock;
79e53945
JB		 683 int err = target;
684
bc5e5718 685 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
832cc28d 686 (I915_READ(LVDS)) != 0) {
79e53945
JB		 687 /*
688 * For LVDS, if the panel is on, just rely on its current
689 * settings for dual-channel. We haven't figured out how to
690 * reliably set up different single/dual channel state, if we
691 * even can.
692 */
b0354385 693 if (is_dual_link_lvds(dev_priv, LVDS))
79e53945
JB		 694 clock.p2 = limit->p2.p2_fast;
695 else
696 clock.p2 = limit->p2.p2_slow;
697 } else {
698 if (target < limit->p2.dot_limit)
699 clock.p2 = limit->p2.p2_slow;
700 else
701 clock.p2 = limit->p2.p2_fast;
702 }
703
0206e353 704 memset(best_clock, 0, sizeof(*best_clock));
79e53945 705
42158660
ZY		 706 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
707 clock.m1++) {
708 for (clock.m2 = limit->m2.min;
709 clock.m2 <= limit->m2.max; clock.m2++) {
f2b115e6
AJ		 710 /* m1 is always 0 in Pineview */
711 if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
42158660
ZY		 712 break;
713 for (clock.n = limit->n.min;
714 clock.n <= limit->n.max; clock.n++) {
715 for (clock.p1 = limit->p1.min;
716 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 717 int this_err;
718
2177832f 719 intel_clock(dev, refclk, &clock);
1b894b59
CW		 720 if (!intel_PLL_is_valid(dev, limit,
721 &clock))
79e53945 722 continue;
cec2f356
SP		 723 if (match_clock &&
724 clock.p != match_clock->p)
725 continue;
79e53945
JB		 726
727 this_err = abs(clock.dot - target);
728 if (this_err < err) {
729 *best_clock = clock;
730 err = this_err;
731 }
732 }
733 }
734 }
735 }
736
737 return (err != target);
738}
739
d4906093
ML		 740static bool
741intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 742 int target, int refclk, intel_clock_t *match_clock,
743 intel_clock_t *best_clock)
d4906093
ML		 744{
745 struct drm_device *dev = crtc->dev;
746 struct drm_i915_private *dev_priv = dev->dev_private;
747 intel_clock_t clock;
748 int max_n;
749 bool found;
6ba770dc
AJ		 750 /* approximately equals target * 0.00585 */
751 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 752 found = false;
753
754 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4547668a
ZY		 755 int lvds_reg;
756
c619eed4 757 if (HAS_PCH_SPLIT(dev))
4547668a
ZY		 758 lvds_reg = PCH_LVDS;
759 else
760 lvds_reg = LVDS;
761 if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) ==
d4906093
ML		 762 LVDS_CLKB_POWER_UP)
763 clock.p2 = limit->p2.p2_fast;
764 else
765 clock.p2 = limit->p2.p2_slow;
766 } else {
767 if (target < limit->p2.dot_limit)
768 clock.p2 = limit->p2.p2_slow;
769 else
770 clock.p2 = limit->p2.p2_fast;
771 }
772
773 memset(best_clock, 0, sizeof(*best_clock));
774 max_n = limit->n.max;
f77f13e2 775 /* based on hardware requirement, prefer smaller n to precision */
d4906093 776 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 777 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 778 for (clock.m1 = limit->m1.max;
779 clock.m1 >= limit->m1.min; clock.m1--) {
780 for (clock.m2 = limit->m2.max;
781 clock.m2 >= limit->m2.min; clock.m2--) {
782 for (clock.p1 = limit->p1.max;
783 clock.p1 >= limit->p1.min; clock.p1--) {
784 int this_err;
785
2177832f 786 intel_clock(dev, refclk, &clock);
1b894b59
CW		 787 if (!intel_PLL_is_valid(dev, limit,
788 &clock))
d4906093 789 continue;
cec2f356
SP		 790 if (match_clock &&
791 clock.p != match_clock->p)
792 continue;
1b894b59
CW		 793
794 this_err = abs(clock.dot - target);
d4906093
ML		 795 if (this_err < err_most) {
796 *best_clock = clock;
797 err_most = this_err;
798 max_n = clock.n;
799 found = true;
800 }
801 }
802 }
803 }
804 }
2c07245f
ZW		 805 return found;
806}
807
5eb08b69 808static bool
f2b115e6 809intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 810 int target, int refclk, intel_clock_t *match_clock,
811 intel_clock_t *best_clock)
5eb08b69
ZW		 812{
813 struct drm_device *dev = crtc->dev;
814 intel_clock_t clock;
4547668a 815
5eb08b69
ZW		 816 if (target < 200000) {
817 clock.n = 1;
818 clock.p1 = 2;
819 clock.p2 = 10;
820 clock.m1 = 12;
821 clock.m2 = 9;
822 } else {
823 clock.n = 2;
824 clock.p1 = 1;
825 clock.p2 = 10;
826 clock.m1 = 14;
827 clock.m2 = 8;
828 }
829 intel_clock(dev, refclk, &clock);
830 memcpy(best_clock, &clock, sizeof(intel_clock_t));
831 return true;
832}
833
a4fc5ed6
KP		 834/* DisplayPort has only two frequencies, 162MHz and 270MHz */
835static bool
836intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 837 int target, int refclk, intel_clock_t *match_clock,
838 intel_clock_t *best_clock)
a4fc5ed6 839{
5eddb70b
CW		 840 intel_clock_t clock;
841 if (target < 200000) {
842 clock.p1 = 2;
843 clock.p2 = 10;
844 clock.n = 2;
845 clock.m1 = 23;
846 clock.m2 = 8;
847 } else {
848 clock.p1 = 1;
849 clock.p2 = 10;
850 clock.n = 1;
851 clock.m1 = 14;
852 clock.m2 = 2;
853 }
854 clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
855 clock.p = (clock.p1 * clock.p2);
856 clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
857 clock.vco = 0;
858 memcpy(best_clock, &clock, sizeof(intel_clock_t));
859 return true;
a4fc5ed6 860}
a0c4da24
JB		 861static bool
862intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
863 int target, int refclk, intel_clock_t *match_clock,
864 intel_clock_t *best_clock)
865{
866 u32 p1, p2, m1, m2, vco, bestn, bestm1, bestm2, bestp1, bestp2;
867 u32 m, n, fastclk;
868 u32 updrate, minupdate, fracbits, p;
869 unsigned long bestppm, ppm, absppm;
870 int dotclk, flag;
871
af447bd3 872 flag = 0;
a0c4da24
JB		 873 dotclk = target * 1000;
874 bestppm = 1000000;
875 ppm = absppm = 0;
876 fastclk = dotclk / (2*100);
877 updrate = 0;
878 minupdate = 19200;
879 fracbits = 1;
880 n = p = p1 = p2 = m = m1 = m2 = vco = bestn = 0;
881 bestm1 = bestm2 = bestp1 = bestp2 = 0;
882
883 /* based on hardware requirement, prefer smaller n to precision */
884 for (n = limit->n.min; n <= ((refclk) / minupdate); n++) {
885 updrate = refclk / n;
886 for (p1 = limit->p1.max; p1 > limit->p1.min; p1--) {
887 for (p2 = limit->p2.p2_fast+1; p2 > 0; p2--) {
888 if (p2 > 10)
889 p2 = p2 - 1;
890 p = p1 * p2;
891 /* based on hardware requirement, prefer bigger m1,m2 values */
892 for (m1 = limit->m1.min; m1 <= limit->m1.max; m1++) {
893 m2 = (((2*(fastclk * p * n / m1 )) +
894 refclk) / (2*refclk));
895 m = m1 * m2;
896 vco = updrate * m;
897 if (vco >= limit->vco.min && vco < limit->vco.max) {
898 ppm = 1000000 * ((vco / p) - fastclk) / fastclk;
899 absppm = (ppm > 0) ? ppm : (-ppm);
900 if (absppm < 100 && ((p1 * p2) > (bestp1 * bestp2))) {
901 bestppm = 0;
902 flag = 1;
903 }
904 if (absppm < bestppm - 10) {
905 bestppm = absppm;
906 flag = 1;
907 }
908 if (flag) {
909 bestn = n;
910 bestm1 = m1;
911 bestm2 = m2;
912 bestp1 = p1;
913 bestp2 = p2;
914 flag = 0;
915 }
916 }
917 }
918 }
919 }
920 }
921 best_clock->n = bestn;
922 best_clock->m1 = bestm1;
923 best_clock->m2 = bestm2;
924 best_clock->p1 = bestp1;
925 best_clock->p2 = bestp2;
926
927 return true;
928}
a4fc5ed6 929
a928d536
PZ		 930static void ironlake_wait_for_vblank(struct drm_device *dev, int pipe)
931{
932 struct drm_i915_private *dev_priv = dev->dev_private;
933 u32 frame, frame_reg = PIPEFRAME(pipe);
934
935 frame = I915_READ(frame_reg);
936
937 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
938 DRM_DEBUG_KMS("vblank wait timed out\n");
939}
940
9d0498a2
JB		 941/**
942 * intel_wait_for_vblank - wait for vblank on a given pipe
943 * @dev: drm device
944 * @pipe: pipe to wait for
945 *
946 * Wait for vblank to occur on a given pipe. Needed for various bits of
947 * mode setting code.
948 */
949void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 950{
9d0498a2 951 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 952 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 953
a928d536
PZ		 954 if (INTEL_INFO(dev)->gen >= 5) {
955 ironlake_wait_for_vblank(dev, pipe);
956 return;
957 }
958
300387c0
CW		 959 /* Clear existing vblank status. Note this will clear any other
960 * sticky status fields as well.
961 *
962 * This races with i915_driver_irq_handler() with the result
963 * that either function could miss a vblank event. Here it is not
964 * fatal, as we will either wait upon the next vblank interrupt or
965 * timeout. Generally speaking intel_wait_for_vblank() is only
966 * called during modeset at which time the GPU should be idle and
967 * should *not* be performing page flips and thus not waiting on
968 * vblanks...
969 * Currently, the result of us stealing a vblank from the irq
970 * handler is that a single frame will be skipped during swapbuffers.
971 */
972 I915_WRITE(pipestat_reg,
973 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
974
9d0498a2 975 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 976 if (wait_for(I915_READ(pipestat_reg) &
977 PIPE_VBLANK_INTERRUPT_STATUS,
978 50))
9d0498a2
JB		 979 DRM_DEBUG_KMS("vblank wait timed out\n");
980}
981
ab7ad7f6
KP		 982/*
983 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 984 * @dev: drm device
985 * @pipe: pipe to wait for
986 *
987 * After disabling a pipe, we can't wait for vblank in the usual way,
988 * spinning on the vblank interrupt status bit, since we won't actually
989 * see an interrupt when the pipe is disabled.
990 *
ab7ad7f6
KP		 991 * On Gen4 and above:
992 * wait for the pipe register state bit to turn off
993 *
994 * Otherwise:
995 * wait for the display line value to settle (it usually
996 * ends up stopping at the start of the next frame).
58e10eb9 997 *
9d0498a2 998 */
58e10eb9 999void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 1000{
1001 struct drm_i915_private *dev_priv = dev->dev_private;
ab7ad7f6
KP		 1002
1003 if (INTEL_INFO(dev)->gen >= 4) {
58e10eb9 1004 int reg = PIPECONF(pipe);
ab7ad7f6
KP		 1005
1006 /* Wait for the Pipe State to go off */
58e10eb9
CW		 1007 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
1008 100))
284637d9 1009 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 1010 } else {
837ba00f 1011 u32 last_line, line_mask;
58e10eb9 1012 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 1013 unsigned long timeout = jiffies + msecs_to_jiffies(100);
1014
837ba00f
PZ		 1015 if (IS_GEN2(dev))
1016 line_mask = DSL_LINEMASK_GEN2;
1017 else
1018 line_mask = DSL_LINEMASK_GEN3;
1019
ab7ad7f6
KP		 1020 /* Wait for the display line to settle */
1021 do {
837ba00f 1022 last_line = I915_READ(reg) & line_mask;
ab7ad7f6 1023 mdelay(5);
837ba00f 1024 } while (((I915_READ(reg) & line_mask) != last_line) &&
ab7ad7f6
KP		 1025 time_after(timeout, jiffies));
1026 if (time_after(jiffies, timeout))
284637d9 1027 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 1028 }
79e53945
JB		 1029}
1030
b24e7179
JB		 1031static const char *state_string(bool enabled)
1032{
1033 return enabled ? "on" : "off";
1034}
1035
1036/* Only for pre-ILK configs */
1037static void assert_pll(struct drm_i915_private *dev_priv,
1038 enum pipe pipe, bool state)
1039{
1040 int reg;
1041 u32 val;
1042 bool cur_state;
1043
1044 reg = DPLL(pipe);
1045 val = I915_READ(reg);
1046 cur_state = !!(val & DPLL_VCO_ENABLE);
1047 WARN(cur_state != state,
1048 "PLL state assertion failure (expected %s, current %s)\n",
1049 state_string(state), state_string(cur_state));
1050}
1051#define assert_pll_enabled(d, p) assert_pll(d, p, true)
1052#define assert_pll_disabled(d, p) assert_pll(d, p, false)
1053
040484af
JB		 1054/* For ILK+ */
1055static void assert_pch_pll(struct drm_i915_private *dev_priv,
92b27b08
CW		 1056 struct intel_pch_pll *pll,
1057 struct intel_crtc *crtc,
1058 bool state)
040484af 1059{
040484af
JB		 1060 u32 val;
1061 bool cur_state;
1062
9d82aa17
ED		 1063 if (HAS_PCH_LPT(dev_priv->dev)) {
1064 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1065 return;
1066 }
1067
92b27b08
CW		 1068 if (WARN (!pll,
1069 "asserting PCH PLL %s with no PLL\n", state_string(state)))
ee7b9f93 1070 return;
ee7b9f93 1071
92b27b08
CW		 1072 val = I915_READ(pll->pll_reg);
1073 cur_state = !!(val & DPLL_VCO_ENABLE);
1074 WARN(cur_state != state,
1075 "PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n",
1076 pll->pll_reg, state_string(state), state_string(cur_state), val);
1077
1078 /* Make sure the selected PLL is correctly attached to the transcoder */
1079 if (crtc && HAS_PCH_CPT(dev_priv->dev)) {
d3ccbe86
JB		 1080 u32 pch_dpll;
1081
1082 pch_dpll = I915_READ(PCH_DPLL_SEL);
92b27b08
CW		 1083 cur_state = pll->pll_reg == _PCH_DPLL_B;
1084 if (!WARN(((pch_dpll >> (4 * crtc->pipe)) & 1) != cur_state,
1085 "PLL[%d] not attached to this transcoder %d: %08x\n",
1086 cur_state, crtc->pipe, pch_dpll)) {
1087 cur_state = !!(val >> (4*crtc->pipe + 3));
1088 WARN(cur_state != state,
1089 "PLL[%d] not %s on this transcoder %d: %08x\n",
1090 pll->pll_reg == _PCH_DPLL_B,
1091 state_string(state),
1092 crtc->pipe,
1093 val);
1094 }
d3ccbe86 1095 }
040484af 1096}
92b27b08
CW		 1097#define assert_pch_pll_enabled(d, p, c) assert_pch_pll(d, p, c, true)
1098#define assert_pch_pll_disabled(d, p, c) assert_pch_pll(d, p, c, false)
040484af
JB		 1099
1100static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1101 enum pipe pipe, bool state)
1102{
1103 int reg;
1104 u32 val;
1105 bool cur_state;
1106
bf507ef7
ED		 1107 if (IS_HASWELL(dev_priv->dev)) {
1108 /* On Haswell, DDI is used instead of FDI_TX_CTL */
1109 reg = DDI_FUNC_CTL(pipe);
1110 val = I915_READ(reg);
1111 cur_state = !!(val & PIPE_DDI_FUNC_ENABLE);
1112 } else {
1113 reg = FDI_TX_CTL(pipe);
1114 val = I915_READ(reg);
1115 cur_state = !!(val & FDI_TX_ENABLE);
1116 }
040484af
JB		 1117 WARN(cur_state != state,
1118 "FDI TX state assertion failure (expected %s, current %s)\n",
1119 state_string(state), state_string(cur_state));
1120}
1121#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1122#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1123
1124static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1125 enum pipe pipe, bool state)
1126{
1127 int reg;
1128 u32 val;
1129 bool cur_state;
1130
59c859d6
ED		 1131 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1132 DRM_ERROR("Attempting to enable FDI_RX on Haswell pipe > 0\n");
1133 return;
1134 } else {
1135 reg = FDI_RX_CTL(pipe);
1136 val = I915_READ(reg);
1137 cur_state = !!(val & FDI_RX_ENABLE);
1138 }
040484af
JB		 1139 WARN(cur_state != state,
1140 "FDI RX state assertion failure (expected %s, current %s)\n",
1141 state_string(state), state_string(cur_state));
1142}
1143#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1144#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1145
1146static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1147 enum pipe pipe)
1148{
1149 int reg;
1150 u32 val;
1151
1152 /* ILK FDI PLL is always enabled */
1153 if (dev_priv->info->gen == 5)
1154 return;
1155
bf507ef7
ED		 1156 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1157 if (IS_HASWELL(dev_priv->dev))
1158 return;
1159
040484af
JB		 1160 reg = FDI_TX_CTL(pipe);
1161 val = I915_READ(reg);
1162 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1163}
1164
1165static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
1166 enum pipe pipe)
1167{
1168 int reg;
1169 u32 val;
1170
59c859d6
ED		 1171 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1172 DRM_ERROR("Attempting to enable FDI on Haswell with pipe > 0\n");
1173 return;
1174 }
040484af
JB		 1175 reg = FDI_RX_CTL(pipe);
1176 val = I915_READ(reg);
1177 WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
1178}
1179
ea0760cf
JB		 1180static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1181 enum pipe pipe)
1182{
1183 int pp_reg, lvds_reg;
1184 u32 val;
1185 enum pipe panel_pipe = PIPE_A;
0de3b485 1186 bool locked = true;
ea0760cf
JB		 1187
1188 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1189 pp_reg = PCH_PP_CONTROL;
1190 lvds_reg = PCH_LVDS;
1191 } else {
1192 pp_reg = PP_CONTROL;
1193 lvds_reg = LVDS;
1194 }
1195
1196 val = I915_READ(pp_reg);
1197 if (!(val & PANEL_POWER_ON) ||
1198 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1199 locked = false;
1200
1201 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1202 panel_pipe = PIPE_B;
1203
1204 WARN(panel_pipe == pipe && locked,
1205 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1206 pipe_name(pipe));
ea0760cf
JB		 1207}
1208
b840d907
JB		 1209void assert_pipe(struct drm_i915_private *dev_priv,
1210 enum pipe pipe, bool state)
b24e7179
JB		 1211{
1212 int reg;
1213 u32 val;
63d7bbe9 1214 bool cur_state;
b24e7179 1215
8e636784
DV		 1216 /* if we need the pipe A quirk it must be always on */
1217 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1218 state = true;
1219
b24e7179
JB		 1220 reg = PIPECONF(pipe);
1221 val = I915_READ(reg);
63d7bbe9
JB		 1222 cur_state = !!(val & PIPECONF_ENABLE);
1223 WARN(cur_state != state,
1224 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1225 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1226}
1227
931872fc
CW		 1228static void assert_plane(struct drm_i915_private *dev_priv,
1229 enum plane plane, bool state)
b24e7179
JB		 1230{
1231 int reg;
1232 u32 val;
931872fc 1233 bool cur_state;
b24e7179
JB		 1234
1235 reg = DSPCNTR(plane);
1236 val = I915_READ(reg);
931872fc
CW		 1237 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1238 WARN(cur_state != state,
1239 "plane %c assertion failure (expected %s, current %s)\n",
1240 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1241}
1242
931872fc
CW		 1243#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1244#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1245
b24e7179
JB		 1246static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1247 enum pipe pipe)
1248{
1249 int reg, i;
1250 u32 val;
1251 int cur_pipe;
1252
19ec1358 1253 /* Planes are fixed to pipes on ILK+ */
28c05794
AJ		 1254 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1255 reg = DSPCNTR(pipe);
1256 val = I915_READ(reg);
1257 WARN((val & DISPLAY_PLANE_ENABLE),
1258 "plane %c assertion failure, should be disabled but not\n",
1259 plane_name(pipe));
19ec1358 1260 return;
28c05794 1261 }
19ec1358 1262
b24e7179
JB		 1263 /* Need to check both planes against the pipe */
1264 for (i = 0; i < 2; i++) {
1265 reg = DSPCNTR(i);
1266 val = I915_READ(reg);
1267 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1268 DISPPLANE_SEL_PIPE_SHIFT;
1269 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1270 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1271 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1272 }
1273}
1274
92f2584a
JB		 1275static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1276{
1277 u32 val;
1278 bool enabled;
1279
9d82aa17
ED		 1280 if (HAS_PCH_LPT(dev_priv->dev)) {
1281 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1282 return;
1283 }
1284
92f2584a
JB		 1285 val = I915_READ(PCH_DREF_CONTROL);
1286 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1287 DREF_SUPERSPREAD_SOURCE_MASK));
1288 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1289}
1290
1291static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
1292 enum pipe pipe)
1293{
1294 int reg;
1295 u32 val;
1296 bool enabled;
1297
1298 reg = TRANSCONF(pipe);
1299 val = I915_READ(reg);
1300 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 1301 WARN(enabled,
1302 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1303 pipe_name(pipe));
92f2584a
JB		 1304}
1305
4e634389
KP		 1306static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1307 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1308{
1309 if ((val & DP_PORT_EN) == 0)
1310 return false;
1311
1312 if (HAS_PCH_CPT(dev_priv->dev)) {
1313 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1314 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1315 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1316 return false;
1317 } else {
1318 if ((val & DP_PIPE_MASK) != (pipe << 30))
1319 return false;
1320 }
1321 return true;
1322}
1323
1519b995
KP		 1324static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1325 enum pipe pipe, u32 val)
1326{
1327 if ((val & PORT_ENABLE) == 0)
1328 return false;
1329
1330 if (HAS_PCH_CPT(dev_priv->dev)) {
1331 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1332 return false;
1333 } else {
1334 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1335 return false;
1336 }
1337 return true;
1338}
1339
1340static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1341 enum pipe pipe, u32 val)
1342{
1343 if ((val & LVDS_PORT_EN) == 0)
1344 return false;
1345
1346 if (HAS_PCH_CPT(dev_priv->dev)) {
1347 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1348 return false;
1349 } else {
1350 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1351 return false;
1352 }
1353 return true;
1354}
1355
1356static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1357 enum pipe pipe, u32 val)
1358{
1359 if ((val & ADPA_DAC_ENABLE) == 0)
1360 return false;
1361 if (HAS_PCH_CPT(dev_priv->dev)) {
1362 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1363 return false;
1364 } else {
1365 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1366 return false;
1367 }
1368 return true;
1369}
1370
291906f1 1371static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1372 enum pipe pipe, int reg, u32 port_sel)
291906f1 1373{
47a05eca 1374 u32 val = I915_READ(reg);
4e634389 1375 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1376 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1377 reg, pipe_name(pipe));
de9a35ab
DV		 1378
1379 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_PIPE_B_SELECT),
1380 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1381}
1382
1383static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1384 enum pipe pipe, int reg)
1385{
47a05eca 1386 u32 val = I915_READ(reg);
e9a851ed 1387 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1388 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1389 reg, pipe_name(pipe));
de9a35ab
DV		 1390
1391 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_PIPE_B_SELECT),
1392 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1393}
1394
1395static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1396 enum pipe pipe)
1397{
1398 int reg;
1399 u32 val;
291906f1 1400
f0575e92
KP		 1401 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1402 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1403 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1404
1405 reg = PCH_ADPA;
1406 val = I915_READ(reg);
e9a851ed 1407 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1408 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1409 pipe_name(pipe));
291906f1
JB		 1410
1411 reg = PCH_LVDS;
1412 val = I915_READ(reg);
e9a851ed 1413 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1414 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1415 pipe_name(pipe));
291906f1
JB		 1416
1417 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1418 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1419 assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1420}
1421
63d7bbe9
JB		 1422/**
1423 * intel_enable_pll - enable a PLL
1424 * @dev_priv: i915 private structure
1425 * @pipe: pipe PLL to enable
1426 *
1427 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1428 * make sure the PLL reg is writable first though, since the panel write
1429 * protect mechanism may be enabled.
1430 *
1431 * Note! This is for pre-ILK only.
7434a255
TR		 1432 *
1433 * Unfortunately needed by dvo_ns2501 since the dvo depends on it running.
63d7bbe9 1434 */
a37b9b34 1435static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
63d7bbe9
JB		 1436{
1437 int reg;
1438 u32 val;
1439
1440 /* No really, not for ILK+ */
a0c4da24 1441 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev) && dev_priv->info->gen >= 5);
63d7bbe9
JB		 1442
1443 /* PLL is protected by panel, make sure we can write it */
1444 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1445 assert_panel_unlocked(dev_priv, pipe);
1446
1447 reg = DPLL(pipe);
1448 val = I915_READ(reg);
1449 val |= DPLL_VCO_ENABLE;
1450
1451 /* We do this three times for luck */
1452 I915_WRITE(reg, val);
1453 POSTING_READ(reg);
1454 udelay(150); /* wait for warmup */
1455 I915_WRITE(reg, val);
1456 POSTING_READ(reg);
1457 udelay(150); /* wait for warmup */
1458 I915_WRITE(reg, val);
1459 POSTING_READ(reg);
1460 udelay(150); /* wait for warmup */
1461}
1462
1463/**
1464 * intel_disable_pll - disable a PLL
1465 * @dev_priv: i915 private structure
1466 * @pipe: pipe PLL to disable
1467 *
1468 * Disable the PLL for @pipe, making sure the pipe is off first.
1469 *
1470 * Note! This is for pre-ILK only.
1471 */
1472static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1473{
1474 int reg;
1475 u32 val;
1476
1477 /* Don't disable pipe A or pipe A PLLs if needed */
1478 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1479 return;
1480
1481 /* Make sure the pipe isn't still relying on us */
1482 assert_pipe_disabled(dev_priv, pipe);
1483
1484 reg = DPLL(pipe);
1485 val = I915_READ(reg);
1486 val &= ~DPLL_VCO_ENABLE;
1487 I915_WRITE(reg, val);
1488 POSTING_READ(reg);
1489}
1490
a416edef
ED		 1491/* SBI access */
1492static void
1493intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value)
1494{
1495 unsigned long flags;
1496
1497 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1498 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1499 100)) {
1500 DRM_ERROR("timeout waiting for SBI to become ready\n");
1501 goto out_unlock;
1502 }
1503
1504 I915_WRITE(SBI_ADDR,
1505 (reg << 16));
1506 I915_WRITE(SBI_DATA,
1507 value);
1508 I915_WRITE(SBI_CTL_STAT,
1509 SBI_BUSY |
1510 SBI_CTL_OP_CRWR);
1511
39fb50f6 1512 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1513 100)) {
1514 DRM_ERROR("timeout waiting for SBI to complete write transaction\n");
1515 goto out_unlock;
1516 }
1517
1518out_unlock:
1519 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1520}
1521
1522static u32
1523intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg)
1524{
1525 unsigned long flags;
39fb50f6 1526 u32 value = 0;
a416edef
ED		 1527
1528 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1529 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1530 100)) {
1531 DRM_ERROR("timeout waiting for SBI to become ready\n");
1532 goto out_unlock;
1533 }
1534
1535 I915_WRITE(SBI_ADDR,
1536 (reg << 16));
1537 I915_WRITE(SBI_CTL_STAT,
1538 SBI_BUSY |
1539 SBI_CTL_OP_CRRD);
1540
39fb50f6 1541 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1542 100)) {
1543 DRM_ERROR("timeout waiting for SBI to complete read transaction\n");
1544 goto out_unlock;
1545 }
1546
1547 value = I915_READ(SBI_DATA);
1548
1549out_unlock:
1550 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1551 return value;
1552}
1553
92f2584a
JB		 1554/**
1555 * intel_enable_pch_pll - enable PCH PLL
1556 * @dev_priv: i915 private structure
1557 * @pipe: pipe PLL to enable
1558 *
1559 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1560 * drives the transcoder clock.
1561 */
ee7b9f93 1562static void intel_enable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1563{
ee7b9f93 1564 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
48da64a8 1565 struct intel_pch_pll *pll;
92f2584a
JB		 1566 int reg;
1567 u32 val;
1568
48da64a8 1569 /* PCH PLLs only available on ILK, SNB and IVB */
92f2584a 1570 BUG_ON(dev_priv->info->gen < 5);
48da64a8
CW		 1571 pll = intel_crtc->pch_pll;
1572 if (pll == NULL)
1573 return;
1574
1575 if (WARN_ON(pll->refcount == 0))
1576 return;
ee7b9f93
JB		 1577
1578 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1579 pll->pll_reg, pll->active, pll->on,
1580 intel_crtc->base.base.id);
92f2584a
JB		 1581
1582 /* PCH refclock must be enabled first */
1583 assert_pch_refclk_enabled(dev_priv);
1584
ee7b9f93 1585 if (pll->active++ && pll->on) {
92b27b08 1586 assert_pch_pll_enabled(dev_priv, pll, NULL);
ee7b9f93
JB		 1587 return;
1588 }
1589
1590 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll->pll_reg);
1591
1592 reg = pll->pll_reg;
92f2584a
JB		 1593 val = I915_READ(reg);
1594 val |= DPLL_VCO_ENABLE;
1595 I915_WRITE(reg, val);
1596 POSTING_READ(reg);
1597 udelay(200);
ee7b9f93
JB		 1598
1599 pll->on = true;
92f2584a
JB		 1600}
1601
ee7b9f93 1602static void intel_disable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1603{
ee7b9f93
JB		 1604 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
1605 struct intel_pch_pll *pll = intel_crtc->pch_pll;
92f2584a 1606 int reg;
ee7b9f93 1607 u32 val;
4c609cb8 1608
92f2584a
JB		 1609 /* PCH only available on ILK+ */
1610 BUG_ON(dev_priv->info->gen < 5);
ee7b9f93
JB		 1611 if (pll == NULL)
1612 return;
92f2584a 1613
48da64a8
CW		 1614 if (WARN_ON(pll->refcount == 0))
1615 return;
7a419866 1616
ee7b9f93
JB		 1617 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1618 pll->pll_reg, pll->active, pll->on,
1619 intel_crtc->base.base.id);
7a419866 1620
48da64a8 1621 if (WARN_ON(pll->active == 0)) {
92b27b08 1622 assert_pch_pll_disabled(dev_priv, pll, NULL);
48da64a8
CW		 1623 return;
1624 }
1625
ee7b9f93 1626 if (--pll->active) {
92b27b08 1627 assert_pch_pll_enabled(dev_priv, pll, NULL);
7a419866 1628 return;
ee7b9f93
JB		 1629 }
1630
1631 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll->pll_reg);
1632
1633 /* Make sure transcoder isn't still depending on us */
1634 assert_transcoder_disabled(dev_priv, intel_crtc->pipe);
7a419866 1635
ee7b9f93 1636 reg = pll->pll_reg;
92f2584a
JB		 1637 val = I915_READ(reg);
1638 val &= ~DPLL_VCO_ENABLE;
1639 I915_WRITE(reg, val);
1640 POSTING_READ(reg);
1641 udelay(200);
ee7b9f93
JB		 1642
1643 pll->on = false;
92f2584a
JB		 1644}
1645
040484af
JB		 1646static void intel_enable_transcoder(struct drm_i915_private *dev_priv,
1647 enum pipe pipe)
1648{
1649 int reg;
5f7f726d 1650 u32 val, pipeconf_val;
7c26e5c6 1651 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
040484af
JB		 1652
1653 /* PCH only available on ILK+ */
1654 BUG_ON(dev_priv->info->gen < 5);
1655
1656 /* Make sure PCH DPLL is enabled */
92b27b08
CW		 1657 assert_pch_pll_enabled(dev_priv,
1658 to_intel_crtc(crtc)->pch_pll,
1659 to_intel_crtc(crtc));
040484af
JB		 1660
1661 /* FDI must be feeding us bits for PCH ports */
1662 assert_fdi_tx_enabled(dev_priv, pipe);
1663 assert_fdi_rx_enabled(dev_priv, pipe);
1664
59c859d6
ED		 1665 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1666 DRM_ERROR("Attempting to enable transcoder on Haswell with pipe > 0\n");
1667 return;
1668 }
040484af
JB		 1669 reg = TRANSCONF(pipe);
1670 val = I915_READ(reg);
5f7f726d 1671 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1672
1673 if (HAS_PCH_IBX(dev_priv->dev)) {
1674 /*
1675 * make the BPC in transcoder be consistent with
1676 * that in pipeconf reg.
1677 */
1678 val &= ~PIPE_BPC_MASK;
5f7f726d 1679 val |= pipeconf_val & PIPE_BPC_MASK;
e9bcff5c 1680 }
5f7f726d
PZ		 1681
1682 val &= ~TRANS_INTERLACE_MASK;
1683 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6
PZ		 1684 if (HAS_PCH_IBX(dev_priv->dev) &&
1685 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1686 val |= TRANS_LEGACY_INTERLACED_ILK;
1687 else
1688 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1689 else
1690 val |= TRANS_PROGRESSIVE;
1691
040484af
JB		 1692 I915_WRITE(reg, val | TRANS_ENABLE);
1693 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1694 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1695}
1696
1697static void intel_disable_transcoder(struct drm_i915_private *dev_priv,
1698 enum pipe pipe)
1699{
1700 int reg;
1701 u32 val;
1702
1703 /* FDI relies on the transcoder */
1704 assert_fdi_tx_disabled(dev_priv, pipe);
1705 assert_fdi_rx_disabled(dev_priv, pipe);
1706
291906f1
JB		 1707 /* Ports must be off as well */
1708 assert_pch_ports_disabled(dev_priv, pipe);
1709
040484af
JB		 1710 reg = TRANSCONF(pipe);
1711 val = I915_READ(reg);
1712 val &= ~TRANS_ENABLE;
1713 I915_WRITE(reg, val);
1714 /* wait for PCH transcoder off, transcoder state */
1715 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4c9c18c2 1716 DRM_ERROR("failed to disable transcoder %d\n", pipe);
040484af
JB		 1717}
1718
b24e7179 1719/**
309cfea8 1720 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1721 * @dev_priv: i915 private structure
1722 * @pipe: pipe to enable
040484af 1723 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1724 *
1725 * Enable @pipe, making sure that various hardware specific requirements
1726 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1727 *
1728 * @pipe should be %PIPE_A or %PIPE_B.
1729 *
1730 * Will wait until the pipe is actually running (i.e. first vblank) before
1731 * returning.
1732 */
040484af
JB		 1733static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1734 bool pch_port)
b24e7179
JB		 1735{
1736 int reg;
1737 u32 val;
1738
1739 /*
1740 * A pipe without a PLL won't actually be able to drive bits from
1741 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1742 * need the check.
1743 */
1744 if (!HAS_PCH_SPLIT(dev_priv->dev))
1745 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1746 else {
1747 if (pch_port) {
1748 /* if driving the PCH, we need FDI enabled */
1749 assert_fdi_rx_pll_enabled(dev_priv, pipe);
1750 assert_fdi_tx_pll_enabled(dev_priv, pipe);
1751 }
1752 /* FIXME: assert CPU port conditions for SNB+ */
1753 }
b24e7179
JB		 1754
1755 reg = PIPECONF(pipe);
1756 val = I915_READ(reg);
00d70b15
CW		 1757 if (val & PIPECONF_ENABLE)
1758 return;
1759
1760 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1761 intel_wait_for_vblank(dev_priv->dev, pipe);
1762}
1763
1764/**
309cfea8 1765 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1766 * @dev_priv: i915 private structure
1767 * @pipe: pipe to disable
1768 *
1769 * Disable @pipe, making sure that various hardware specific requirements
1770 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1771 *
1772 * @pipe should be %PIPE_A or %PIPE_B.
1773 *
1774 * Will wait until the pipe has shut down before returning.
1775 */
1776static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1777 enum pipe pipe)
1778{
1779 int reg;
1780 u32 val;
1781
1782 /*
1783 * Make sure planes won't keep trying to pump pixels to us,
1784 * or we might hang the display.
1785 */
1786 assert_planes_disabled(dev_priv, pipe);
1787
1788 /* Don't disable pipe A or pipe A PLLs if needed */
1789 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1790 return;
1791
1792 reg = PIPECONF(pipe);
1793 val = I915_READ(reg);
00d70b15
CW		 1794 if ((val & PIPECONF_ENABLE) == 0)
1795 return;
1796
1797 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1798 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1799}
1800
d74362c9
KP		 1801/*
1802 * Plane regs are double buffered, going from enabled->disabled needs a
1803 * trigger in order to latch. The display address reg provides this.
1804 */
6f1d69b0 1805void intel_flush_display_plane(struct drm_i915_private *dev_priv,
d74362c9
KP		 1806 enum plane plane)
1807{
1808 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
1809 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1810}
1811
b24e7179
JB		 1812/**
1813 * intel_enable_plane - enable a display plane on a given pipe
1814 * @dev_priv: i915 private structure
1815 * @plane: plane to enable
1816 * @pipe: pipe being fed
1817 *
1818 * Enable @plane on @pipe, making sure that @pipe is running first.
1819 */
1820static void intel_enable_plane(struct drm_i915_private *dev_priv,
1821 enum plane plane, enum pipe pipe)
1822{
1823 int reg;
1824 u32 val;
1825
1826 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1827 assert_pipe_enabled(dev_priv, pipe);
1828
1829 reg = DSPCNTR(plane);
1830 val = I915_READ(reg);
00d70b15
CW		 1831 if (val & DISPLAY_PLANE_ENABLE)
1832 return;
1833
1834 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1835 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1836 intel_wait_for_vblank(dev_priv->dev, pipe);
1837}
1838
b24e7179
JB		 1839/**
1840 * intel_disable_plane - disable a display plane
1841 * @dev_priv: i915 private structure
1842 * @plane: plane to disable
1843 * @pipe: pipe consuming the data
1844 *
1845 * Disable @plane; should be an independent operation.
1846 */
1847static void intel_disable_plane(struct drm_i915_private *dev_priv,
1848 enum plane plane, enum pipe pipe)
1849{
1850 int reg;
1851 u32 val;
1852
1853 reg = DSPCNTR(plane);
1854 val = I915_READ(reg);
00d70b15
CW		 1855 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1856 return;
1857
1858 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1859 intel_flush_display_plane(dev_priv, plane);
1860 intel_wait_for_vblank(dev_priv->dev, pipe);
1861}
1862
47a05eca 1863static void disable_pch_dp(struct drm_i915_private *dev_priv,
f0575e92 1864 enum pipe pipe, int reg, u32 port_sel)
47a05eca
JB		 1865{
1866 u32 val = I915_READ(reg);
4e634389 1867 if (dp_pipe_enabled(dev_priv, pipe, port_sel, val)) {
f0575e92 1868 DRM_DEBUG_KMS("Disabling pch dp %x on pipe %d\n", reg, pipe);
47a05eca 1869 I915_WRITE(reg, val & ~DP_PORT_EN);
f0575e92 1870 }
47a05eca
JB		 1871}
1872
1873static void disable_pch_hdmi(struct drm_i915_private *dev_priv,
1874 enum pipe pipe, int reg)
1875{
1876 u32 val = I915_READ(reg);
e9a851ed 1877 if (hdmi_pipe_enabled(dev_priv, pipe, val)) {
f0575e92
KP		 1878 DRM_DEBUG_KMS("Disabling pch HDMI %x on pipe %d\n",
1879 reg, pipe);
47a05eca 1880 I915_WRITE(reg, val & ~PORT_ENABLE);
f0575e92 1881 }
47a05eca
JB		 1882}
1883
1884/* Disable any ports connected to this transcoder */
1885static void intel_disable_pch_ports(struct drm_i915_private *dev_priv,
1886 enum pipe pipe)
1887{
1888 u32 reg, val;
1889
1890 val = I915_READ(PCH_PP_CONTROL);
1891 I915_WRITE(PCH_PP_CONTROL, val | PANEL_UNLOCK_REGS);
1892
f0575e92
KP		 1893 disable_pch_dp(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1894 disable_pch_dp(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1895 disable_pch_dp(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
47a05eca
JB		 1896
1897 reg = PCH_ADPA;
1898 val = I915_READ(reg);
e9a851ed 1899 if (adpa_pipe_enabled(dev_priv, pipe, val))
47a05eca
JB		 1900 I915_WRITE(reg, val & ~ADPA_DAC_ENABLE);
1901
1902 reg = PCH_LVDS;
1903 val = I915_READ(reg);
e9a851ed 1904 if (lvds_pipe_enabled(dev_priv, pipe, val)) {
1519b995 1905 DRM_DEBUG_KMS("disable lvds on pipe %d val 0x%08x\n", pipe, val);
47a05eca
JB		 1906 I915_WRITE(reg, val & ~LVDS_PORT_EN);
1907 POSTING_READ(reg);
1908 udelay(100);
1909 }
1910
1911 disable_pch_hdmi(dev_priv, pipe, HDMIB);
1912 disable_pch_hdmi(dev_priv, pipe, HDMIC);
1913 disable_pch_hdmi(dev_priv, pipe, HDMID);
1914}
1915
127bd2ac 1916int
48b956c5 1917intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1918 struct drm_i915_gem_object *obj,
919926ae 1919 struct intel_ring_buffer *pipelined)
6b95a207 1920{
ce453d81 1921 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1922 u32 alignment;
1923 int ret;
1924
05394f39 1925 switch (obj->tiling_mode) {
6b95a207 1926 case I915_TILING_NONE:
534843da
CW		 1927 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1928 alignment = 128 * 1024;
a6c45cf0 1929 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1930 alignment = 4 * 1024;
1931 else
1932 alignment = 64 * 1024;
6b95a207
KH		 1933 break;
1934 case I915_TILING_X:
1935 /* pin() will align the object as required by fence */
1936 alignment = 0;
1937 break;
1938 case I915_TILING_Y:
1939 /* FIXME: Is this true? */
1940 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1941 return -EINVAL;
1942 default:
1943 BUG();
1944 }
1945
ce453d81 1946 dev_priv->mm.interruptible = false;
2da3b9b9 1947 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1948 if (ret)
ce453d81 1949 goto err_interruptible;
6b95a207
KH		 1950
1951 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1952 * fence, whereas 965+ only requires a fence if using
1953 * framebuffer compression. For simplicity, we always install
1954 * a fence as the cost is not that onerous.
1955 */
06d98131 1956 ret = i915_gem_object_get_fence(obj);
9a5a53b3
CW		 1957 if (ret)
1958 goto err_unpin;
1690e1eb 1959
9a5a53b3 1960 i915_gem_object_pin_fence(obj);
6b95a207 1961
ce453d81 1962 dev_priv->mm.interruptible = true;
6b95a207 1963 return 0;
48b956c5
CW		 1964
1965err_unpin:
1966 i915_gem_object_unpin(obj);
ce453d81
CW		 1967err_interruptible:
1968 dev_priv->mm.interruptible = true;
48b956c5 1969 return ret;
6b95a207
KH		 1970}
1971
1690e1eb
CW		 1972void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
1973{
1974 i915_gem_object_unpin_fence(obj);
1975 i915_gem_object_unpin(obj);
1976}
1977
c2c75131
DV		 1978/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
1979 * is assumed to be a power-of-two. */
1980static unsigned long gen4_compute_dspaddr_offset_xtiled(int *x, int *y,
1981 unsigned int bpp,
1982 unsigned int pitch)
1983{
1984 int tile_rows, tiles;
1985
1986 tile_rows = *y / 8;
1987 *y %= 8;
1988 tiles = *x / (512/bpp);
1989 *x %= 512/bpp;
1990
1991 return tile_rows * pitch * 8 + tiles * 4096;
1992}
1993
17638cd6
JB		 1994static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
1995 int x, int y)
81255565
JB		 1996{
1997 struct drm_device *dev = crtc->dev;
1998 struct drm_i915_private *dev_priv = dev->dev_private;
1999 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2000 struct intel_framebuffer *intel_fb;
05394f39 2001 struct drm_i915_gem_object *obj;
81255565 2002 int plane = intel_crtc->plane;
e506a0c6 2003 unsigned long linear_offset;
81255565 2004 u32 dspcntr;
5eddb70b 2005 u32 reg;
81255565
JB		 2006
2007 switch (plane) {
2008 case 0:
2009 case 1:
2010 break;
2011 default:
2012 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2013 return -EINVAL;
2014 }
2015
2016 intel_fb = to_intel_framebuffer(fb);
2017 obj = intel_fb->obj;
81255565 2018
5eddb70b
CW		 2019 reg = DSPCNTR(plane);
2020 dspcntr = I915_READ(reg);
81255565
JB		 2021 /* Mask out pixel format bits in case we change it */
2022 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2023 switch (fb->bits_per_pixel) {
2024 case 8:
2025 dspcntr |= DISPPLANE_8BPP;
2026 break;
2027 case 16:
2028 if (fb->depth == 15)
2029 dspcntr |= DISPPLANE_15_16BPP;
2030 else
2031 dspcntr |= DISPPLANE_16BPP;
2032 break;
2033 case 24:
2034 case 32:
2035 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2036 break;
2037 default:
17638cd6 2038 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
81255565
JB		 2039 return -EINVAL;
2040 }
a6c45cf0 2041 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 2042 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 2043 dspcntr |= DISPPLANE_TILED;
2044 else
2045 dspcntr &= ~DISPPLANE_TILED;
2046 }
2047
5eddb70b 2048 I915_WRITE(reg, dspcntr);
81255565 2049
e506a0c6 2050 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
81255565 2051
c2c75131
DV		 2052 if (INTEL_INFO(dev)->gen >= 4) {
2053 intel_crtc->dspaddr_offset =
2054 gen4_compute_dspaddr_offset_xtiled(&x, &y,
2055 fb->bits_per_pixel / 8,
2056 fb->pitches[0]);
2057 linear_offset -= intel_crtc->dspaddr_offset;
2058 } else {
e506a0c6 2059 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2060 }
e506a0c6
DV		 2061
2062 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2063 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2064 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2065 if (INTEL_INFO(dev)->gen >= 4) {
c2c75131
DV		 2066 I915_MODIFY_DISPBASE(DSPSURF(plane),
2067 obj->gtt_offset + intel_crtc->dspaddr_offset);
5eddb70b 2068 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2069 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2070 } else
e506a0c6 2071 I915_WRITE(DSPADDR(plane), obj->gtt_offset + linear_offset);
5eddb70b 2072 POSTING_READ(reg);
81255565 2073
17638cd6
JB		 2074 return 0;
2075}
2076
2077static int ironlake_update_plane(struct drm_crtc *crtc,
2078 struct drm_framebuffer *fb, int x, int y)
2079{
2080 struct drm_device *dev = crtc->dev;
2081 struct drm_i915_private *dev_priv = dev->dev_private;
2082 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2083 struct intel_framebuffer *intel_fb;
2084 struct drm_i915_gem_object *obj;
2085 int plane = intel_crtc->plane;
e506a0c6 2086 unsigned long linear_offset;
17638cd6
JB		 2087 u32 dspcntr;
2088 u32 reg;
2089
2090 switch (plane) {
2091 case 0:
2092 case 1:
27f8227b 2093 case 2:
17638cd6
JB		 2094 break;
2095 default:
2096 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2097 return -EINVAL;
2098 }
2099
2100 intel_fb = to_intel_framebuffer(fb);
2101 obj = intel_fb->obj;
2102
2103 reg = DSPCNTR(plane);
2104 dspcntr = I915_READ(reg);
2105 /* Mask out pixel format bits in case we change it */
2106 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2107 switch (fb->bits_per_pixel) {
2108 case 8:
2109 dspcntr |= DISPPLANE_8BPP;
2110 break;
2111 case 16:
2112 if (fb->depth != 16)
2113 return -EINVAL;
2114
2115 dspcntr |= DISPPLANE_16BPP;
2116 break;
2117 case 24:
2118 case 32:
2119 if (fb->depth == 24)
2120 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2121 else if (fb->depth == 30)
2122 dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA;
2123 else
2124 return -EINVAL;
2125 break;
2126 default:
2127 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
2128 return -EINVAL;
2129 }
2130
2131 if (obj->tiling_mode != I915_TILING_NONE)
2132 dspcntr |= DISPPLANE_TILED;
2133 else
2134 dspcntr &= ~DISPPLANE_TILED;
2135
2136 /* must disable */
2137 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2138
2139 I915_WRITE(reg, dspcntr);
2140
e506a0c6 2141 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
c2c75131
DV		 2142 intel_crtc->dspaddr_offset =
2143 gen4_compute_dspaddr_offset_xtiled(&x, &y,
2144 fb->bits_per_pixel / 8,
2145 fb->pitches[0]);
2146 linear_offset -= intel_crtc->dspaddr_offset;
17638cd6 2147
e506a0c6
DV		 2148 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2149 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2150 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
c2c75131
DV		 2151 I915_MODIFY_DISPBASE(DSPSURF(plane),
2152 obj->gtt_offset + intel_crtc->dspaddr_offset);
17638cd6 2153 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2154 I915_WRITE(DSPLINOFF(plane), linear_offset);
17638cd6
JB		 2155 POSTING_READ(reg);
2156
2157 return 0;
2158}
2159
2160/* Assume fb object is pinned & idle & fenced and just update base pointers */
2161static int
2162intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2163 int x, int y, enum mode_set_atomic state)
2164{
2165 struct drm_device *dev = crtc->dev;
2166 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 2167
6b8e6ed0
CW		 2168 if (dev_priv->display.disable_fbc)
2169 dev_priv->display.disable_fbc(dev);
3dec0095 2170 intel_increase_pllclock(crtc);
81255565 2171
6b8e6ed0 2172 return dev_priv->display.update_plane(crtc, fb, x, y);
81255565
JB		 2173}
2174
14667a4b
CW		 2175static int
2176intel_finish_fb(struct drm_framebuffer *old_fb)
2177{
2178 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2179 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2180 bool was_interruptible = dev_priv->mm.interruptible;
2181 int ret;
2182
2183 wait_event(dev_priv->pending_flip_queue,
2184 atomic_read(&dev_priv->mm.wedged) ||
2185 atomic_read(&obj->pending_flip) == 0);
2186
2187 /* Big Hammer, we also need to ensure that any pending
2188 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2189 * current scanout is retired before unpinning the old
2190 * framebuffer.
2191 *
2192 * This should only fail upon a hung GPU, in which case we
2193 * can safely continue.
2194 */
2195 dev_priv->mm.interruptible = false;
2196 ret = i915_gem_object_finish_gpu(obj);
2197 dev_priv->mm.interruptible = was_interruptible;
2198
2199 return ret;
2200}
2201
5c3b82e2 2202static int
3c4fdcfb 2203intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
94352cf9 2204 struct drm_framebuffer *fb)
79e53945
JB		 2205{
2206 struct drm_device *dev = crtc->dev;
6b8e6ed0 2207 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 2208 struct drm_i915_master_private *master_priv;
2209 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
94352cf9 2210 struct drm_framebuffer *old_fb;
5c3b82e2 2211 int ret;
79e53945
JB		 2212
2213 /* no fb bound */
94352cf9 2214 if (!fb) {
a5071c2f 2215 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2216 return 0;
2217 }
2218
5826eca5
ED		 2219 if(intel_crtc->plane > dev_priv->num_pipe) {
2220 DRM_ERROR("no plane for crtc: plane %d, num_pipes %d\n",
2221 intel_crtc->plane,
2222 dev_priv->num_pipe);
5c3b82e2 2223 return -EINVAL;
79e53945
JB		 2224 }
2225
5c3b82e2 2226 mutex_lock(&dev->struct_mutex);
265db958 2227 ret = intel_pin_and_fence_fb_obj(dev,
94352cf9 2228 to_intel_framebuffer(fb)->obj,
919926ae 2229 NULL);
5c3b82e2
CW		 2230 if (ret != 0) {
2231 mutex_unlock(&dev->struct_mutex);
a5071c2f 2232 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2233 return ret;
2234 }
79e53945 2235
94352cf9
DV		 2236 if (crtc->fb)
2237 intel_finish_fb(crtc->fb);
265db958 2238
94352cf9 2239 ret = dev_priv->display.update_plane(crtc, fb, x, y);
4e6cfefc 2240 if (ret) {
94352cf9 2241 intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj);
5c3b82e2 2242 mutex_unlock(&dev->struct_mutex);
a5071c2f 2243 DRM_ERROR("failed to update base address\n");
4e6cfefc 2244 return ret;
79e53945 2245 }
3c4fdcfb 2246
94352cf9
DV		 2247 old_fb = crtc->fb;
2248 crtc->fb = fb;
6c4c86f5
DV		 2249 crtc->x = x;
2250 crtc->y = y;
94352cf9 2251
b7f1de28
CW		 2252 if (old_fb) {
2253 intel_wait_for_vblank(dev, intel_crtc->pipe);
1690e1eb 2254 intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2255 }
652c393a 2256
6b8e6ed0 2257 intel_update_fbc(dev);
5c3b82e2 2258 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 2259
2260 if (!dev->primary->master)
5c3b82e2 2261 return 0;
79e53945
JB		 2262
2263 master_priv = dev->primary->master->driver_priv;
2264 if (!master_priv->sarea_priv)
5c3b82e2 2265 return 0;
79e53945 2266
265db958 2267 if (intel_crtc->pipe) {
79e53945
JB		 2268 master_priv->sarea_priv->pipeB_x = x;
2269 master_priv->sarea_priv->pipeB_y = y;
5c3b82e2
CW		 2270 } else {
2271 master_priv->sarea_priv->pipeA_x = x;
2272 master_priv->sarea_priv->pipeA_y = y;
79e53945 2273 }
5c3b82e2
CW		 2274
2275 return 0;
79e53945
JB		 2276}
2277
5eddb70b 2278static void ironlake_set_pll_edp(struct drm_crtc *crtc, int clock)
32f9d658
ZW		 2279{
2280 struct drm_device *dev = crtc->dev;
2281 struct drm_i915_private *dev_priv = dev->dev_private;
2282 u32 dpa_ctl;
2283
28c97730 2284 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock);
32f9d658
ZW		 2285 dpa_ctl = I915_READ(DP_A);
2286 dpa_ctl &= ~DP_PLL_FREQ_MASK;
2287
2288 if (clock < 200000) {
2289 u32 temp;
2290 dpa_ctl |= DP_PLL_FREQ_160MHZ;
2291 /* workaround for 160Mhz:
2292 1) program 0x4600c bits 15:0 = 0x8124
2293 2) program 0x46010 bit 0 = 1
2294 3) program 0x46034 bit 24 = 1
2295 4) program 0x64000 bit 14 = 1
2296 */
2297 temp = I915_READ(0x4600c);
2298 temp &= 0xffff0000;
2299 I915_WRITE(0x4600c, temp | 0x8124);
2300
2301 temp = I915_READ(0x46010);
2302 I915_WRITE(0x46010, temp | 1);
2303
2304 temp = I915_READ(0x46034);
2305 I915_WRITE(0x46034, temp | (1 << 24));
2306 } else {
2307 dpa_ctl |= DP_PLL_FREQ_270MHZ;
2308 }
2309 I915_WRITE(DP_A, dpa_ctl);
2310
5eddb70b 2311 POSTING_READ(DP_A);
32f9d658
ZW		 2312 udelay(500);
2313}
2314
5e84e1a4
ZW		 2315static void intel_fdi_normal_train(struct drm_crtc *crtc)
2316{
2317 struct drm_device *dev = crtc->dev;
2318 struct drm_i915_private *dev_priv = dev->dev_private;
2319 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2320 int pipe = intel_crtc->pipe;
2321 u32 reg, temp;
2322
2323 /* enable normal train */
2324 reg = FDI_TX_CTL(pipe);
2325 temp = I915_READ(reg);
61e499bf 2326 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2327 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2328 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2329 } else {
2330 temp &= ~FDI_LINK_TRAIN_NONE;
2331 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2332 }
5e84e1a4
ZW		 2333 I915_WRITE(reg, temp);
2334
2335 reg = FDI_RX_CTL(pipe);
2336 temp = I915_READ(reg);
2337 if (HAS_PCH_CPT(dev)) {
2338 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2339 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2340 } else {
2341 temp &= ~FDI_LINK_TRAIN_NONE;
2342 temp |= FDI_LINK_TRAIN_NONE;
2343 }
2344 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2345
2346 /* wait one idle pattern time */
2347 POSTING_READ(reg);
2348 udelay(1000);
357555c0
JB		 2349
2350 /* IVB wants error correction enabled */
2351 if (IS_IVYBRIDGE(dev))
2352 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2353 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2354}
2355
291427f5
JB		 2356static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe)
2357{
2358 struct drm_i915_private *dev_priv = dev->dev_private;
2359 u32 flags = I915_READ(SOUTH_CHICKEN1);
2360
2361 flags |= FDI_PHASE_SYNC_OVR(pipe);
2362 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */
2363 flags |= FDI_PHASE_SYNC_EN(pipe);
2364 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */
2365 POSTING_READ(SOUTH_CHICKEN1);
2366}
2367
8db9d77b
ZW		 2368/* The FDI link training functions for ILK/Ibexpeak. */
2369static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2370{
2371 struct drm_device *dev = crtc->dev;
2372 struct drm_i915_private *dev_priv = dev->dev_private;
2373 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2374 int pipe = intel_crtc->pipe;
0fc932b8 2375 int plane = intel_crtc->plane;
5eddb70b 2376 u32 reg, temp, tries;
8db9d77b 2377
0fc932b8
JB		 2378 /* FDI needs bits from pipe & plane first */
2379 assert_pipe_enabled(dev_priv, pipe);
2380 assert_plane_enabled(dev_priv, plane);
2381
e1a44743
AJ		 2382 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2383 for train result */
5eddb70b
CW		 2384 reg = FDI_RX_IMR(pipe);
2385 temp = I915_READ(reg);
e1a44743
AJ		 2386 temp &= ~FDI_RX_SYMBOL_LOCK;
2387 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2388 I915_WRITE(reg, temp);
2389 I915_READ(reg);
e1a44743
AJ		 2390 udelay(150);
2391
8db9d77b 2392 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2393 reg = FDI_TX_CTL(pipe);
2394 temp = I915_READ(reg);
77ffb597
AJ		 2395 temp &= ~(7 << 19);
2396 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2397 temp &= ~FDI_LINK_TRAIN_NONE;
2398 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2399 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2400
5eddb70b
CW		 2401 reg = FDI_RX_CTL(pipe);
2402 temp = I915_READ(reg);
8db9d77b
ZW		 2403 temp &= ~FDI_LINK_TRAIN_NONE;
2404 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2405 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2406
2407 POSTING_READ(reg);
8db9d77b
ZW		 2408 udelay(150);
2409
5b2adf89 2410 /* Ironlake workaround, enable clock pointer after FDI enable*/
6f06ce18
JB		 2411 if (HAS_PCH_IBX(dev)) {
2412 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2413 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2414 FDI_RX_PHASE_SYNC_POINTER_EN);
2415 }
5b2adf89 2416
5eddb70b 2417 reg = FDI_RX_IIR(pipe);
e1a44743 2418 for (tries = 0; tries < 5; tries++) {
5eddb70b 2419 temp = I915_READ(reg);
8db9d77b
ZW		 2420 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2421
2422 if ((temp & FDI_RX_BIT_LOCK)) {
2423 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2424 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2425 break;
2426 }
8db9d77b 2427 }
e1a44743 2428 if (tries == 5)
5eddb70b 2429 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2430
2431 /* Train 2 */
5eddb70b
CW		 2432 reg = FDI_TX_CTL(pipe);
2433 temp = I915_READ(reg);
8db9d77b
ZW		 2434 temp &= ~FDI_LINK_TRAIN_NONE;
2435 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2436 I915_WRITE(reg, temp);
8db9d77b 2437
5eddb70b
CW		 2438 reg = FDI_RX_CTL(pipe);
2439 temp = I915_READ(reg);
8db9d77b
ZW		 2440 temp &= ~FDI_LINK_TRAIN_NONE;
2441 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2442 I915_WRITE(reg, temp);
8db9d77b 2443
5eddb70b
CW		 2444 POSTING_READ(reg);
2445 udelay(150);
8db9d77b 2446
5eddb70b 2447 reg = FDI_RX_IIR(pipe);
e1a44743 2448 for (tries = 0; tries < 5; tries++) {
5eddb70b 2449 temp = I915_READ(reg);
8db9d77b
ZW		 2450 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2451
2452 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2453 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2454 DRM_DEBUG_KMS("FDI train 2 done.\n");
2455 break;
2456 }
8db9d77b 2457 }
e1a44743 2458 if (tries == 5)
5eddb70b 2459 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2460
2461 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2462
8db9d77b
ZW		 2463}
2464
0206e353 2465static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2466 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2467 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2468 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2469 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2470};
2471
2472/* The FDI link training functions for SNB/Cougarpoint. */
2473static void gen6_fdi_link_train(struct drm_crtc *crtc)
2474{
2475 struct drm_device *dev = crtc->dev;
2476 struct drm_i915_private *dev_priv = dev->dev_private;
2477 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2478 int pipe = intel_crtc->pipe;
fa37d39e 2479 u32 reg, temp, i, retry;
8db9d77b 2480
e1a44743
AJ		 2481 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2482 for train result */
5eddb70b
CW		 2483 reg = FDI_RX_IMR(pipe);
2484 temp = I915_READ(reg);
e1a44743
AJ		 2485 temp &= ~FDI_RX_SYMBOL_LOCK;
2486 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2487 I915_WRITE(reg, temp);
2488
2489 POSTING_READ(reg);
e1a44743
AJ		 2490 udelay(150);
2491
8db9d77b 2492 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2493 reg = FDI_TX_CTL(pipe);
2494 temp = I915_READ(reg);
77ffb597
AJ		 2495 temp &= ~(7 << 19);
2496 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2497 temp &= ~FDI_LINK_TRAIN_NONE;
2498 temp |= FDI_LINK_TRAIN_PATTERN_1;
2499 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2500 /* SNB-B */
2501 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2502 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2503
5eddb70b
CW		 2504 reg = FDI_RX_CTL(pipe);
2505 temp = I915_READ(reg);
8db9d77b
ZW		 2506 if (HAS_PCH_CPT(dev)) {
2507 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2508 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2509 } else {
2510 temp &= ~FDI_LINK_TRAIN_NONE;
2511 temp |= FDI_LINK_TRAIN_PATTERN_1;
2512 }
5eddb70b
CW		 2513 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2514
2515 POSTING_READ(reg);
8db9d77b
ZW		 2516 udelay(150);
2517
291427f5
JB		 2518 if (HAS_PCH_CPT(dev))
2519 cpt_phase_pointer_enable(dev, pipe);
2520
0206e353 2521 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2522 reg = FDI_TX_CTL(pipe);
2523 temp = I915_READ(reg);
8db9d77b
ZW		 2524 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2525 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2526 I915_WRITE(reg, temp);
2527
2528 POSTING_READ(reg);
8db9d77b
ZW		 2529 udelay(500);
2530
fa37d39e
SP		 2531 for (retry = 0; retry < 5; retry++) {
2532 reg = FDI_RX_IIR(pipe);
2533 temp = I915_READ(reg);
2534 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2535 if (temp & FDI_RX_BIT_LOCK) {
2536 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2537 DRM_DEBUG_KMS("FDI train 1 done.\n");
2538 break;
2539 }
2540 udelay(50);
8db9d77b 2541 }
fa37d39e
SP		 2542 if (retry < 5)
2543 break;
8db9d77b
ZW		 2544 }
2545 if (i == 4)
5eddb70b 2546 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2547
2548 /* Train 2 */
5eddb70b
CW		 2549 reg = FDI_TX_CTL(pipe);
2550 temp = I915_READ(reg);
8db9d77b
ZW		 2551 temp &= ~FDI_LINK_TRAIN_NONE;
2552 temp |= FDI_LINK_TRAIN_PATTERN_2;
2553 if (IS_GEN6(dev)) {
2554 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2555 /* SNB-B */
2556 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2557 }
5eddb70b 2558 I915_WRITE(reg, temp);
8db9d77b 2559
5eddb70b
CW		 2560 reg = FDI_RX_CTL(pipe);
2561 temp = I915_READ(reg);
8db9d77b
ZW		 2562 if (HAS_PCH_CPT(dev)) {
2563 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2564 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2565 } else {
2566 temp &= ~FDI_LINK_TRAIN_NONE;
2567 temp |= FDI_LINK_TRAIN_PATTERN_2;
2568 }
5eddb70b
CW		 2569 I915_WRITE(reg, temp);
2570
2571 POSTING_READ(reg);
8db9d77b
ZW		 2572 udelay(150);
2573
0206e353 2574 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2575 reg = FDI_TX_CTL(pipe);
2576 temp = I915_READ(reg);
8db9d77b
ZW		 2577 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2578 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2579 I915_WRITE(reg, temp);
2580
2581 POSTING_READ(reg);
8db9d77b
ZW		 2582 udelay(500);
2583
fa37d39e
SP		 2584 for (retry = 0; retry < 5; retry++) {
2585 reg = FDI_RX_IIR(pipe);
2586 temp = I915_READ(reg);
2587 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2588 if (temp & FDI_RX_SYMBOL_LOCK) {
2589 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2590 DRM_DEBUG_KMS("FDI train 2 done.\n");
2591 break;
2592 }
2593 udelay(50);
8db9d77b 2594 }
fa37d39e
SP		 2595 if (retry < 5)
2596 break;
8db9d77b
ZW		 2597 }
2598 if (i == 4)
5eddb70b 2599 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2600
2601 DRM_DEBUG_KMS("FDI train done.\n");
2602}
2603
357555c0
JB		 2604/* Manual link training for Ivy Bridge A0 parts */
2605static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2606{
2607 struct drm_device *dev = crtc->dev;
2608 struct drm_i915_private *dev_priv = dev->dev_private;
2609 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2610 int pipe = intel_crtc->pipe;
2611 u32 reg, temp, i;
2612
2613 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2614 for train result */
2615 reg = FDI_RX_IMR(pipe);
2616 temp = I915_READ(reg);
2617 temp &= ~FDI_RX_SYMBOL_LOCK;
2618 temp &= ~FDI_RX_BIT_LOCK;
2619 I915_WRITE(reg, temp);
2620
2621 POSTING_READ(reg);
2622 udelay(150);
2623
2624 /* enable CPU FDI TX and PCH FDI RX */
2625 reg = FDI_TX_CTL(pipe);
2626 temp = I915_READ(reg);
2627 temp &= ~(7 << 19);
2628 temp |= (intel_crtc->fdi_lanes - 1) << 19;
2629 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2630 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2631 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2632 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
c4f9c4c2 2633 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2634 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2635
2636 reg = FDI_RX_CTL(pipe);
2637 temp = I915_READ(reg);
2638 temp &= ~FDI_LINK_TRAIN_AUTO;
2639 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2640 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
c4f9c4c2 2641 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2642 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2643
2644 POSTING_READ(reg);
2645 udelay(150);
2646
291427f5
JB		 2647 if (HAS_PCH_CPT(dev))
2648 cpt_phase_pointer_enable(dev, pipe);
2649
0206e353 2650 for (i = 0; i < 4; i++) {
357555c0
JB		 2651 reg = FDI_TX_CTL(pipe);
2652 temp = I915_READ(reg);
2653 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2654 temp |= snb_b_fdi_train_param[i];
2655 I915_WRITE(reg, temp);
2656
2657 POSTING_READ(reg);
2658 udelay(500);
2659
2660 reg = FDI_RX_IIR(pipe);
2661 temp = I915_READ(reg);
2662 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2663
2664 if (temp & FDI_RX_BIT_LOCK ||
2665 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2666 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2667 DRM_DEBUG_KMS("FDI train 1 done.\n");
2668 break;
2669 }
2670 }
2671 if (i == 4)
2672 DRM_ERROR("FDI train 1 fail!\n");
2673
2674 /* Train 2 */
2675 reg = FDI_TX_CTL(pipe);
2676 temp = I915_READ(reg);
2677 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2678 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2679 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2680 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2681 I915_WRITE(reg, temp);
2682
2683 reg = FDI_RX_CTL(pipe);
2684 temp = I915_READ(reg);
2685 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2686 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2687 I915_WRITE(reg, temp);
2688
2689 POSTING_READ(reg);
2690 udelay(150);
2691
0206e353 2692 for (i = 0; i < 4; i++) {
357555c0
JB		 2693 reg = FDI_TX_CTL(pipe);
2694 temp = I915_READ(reg);
2695 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2696 temp |= snb_b_fdi_train_param[i];
2697 I915_WRITE(reg, temp);
2698
2699 POSTING_READ(reg);
2700 udelay(500);
2701
2702 reg = FDI_RX_IIR(pipe);
2703 temp = I915_READ(reg);
2704 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2705
2706 if (temp & FDI_RX_SYMBOL_LOCK) {
2707 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2708 DRM_DEBUG_KMS("FDI train 2 done.\n");
2709 break;
2710 }
2711 }
2712 if (i == 4)
2713 DRM_ERROR("FDI train 2 fail!\n");
2714
2715 DRM_DEBUG_KMS("FDI train done.\n");
2716}
2717
88cefb6c 2718static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 2719{
88cefb6c 2720 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 2721 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 2722 int pipe = intel_crtc->pipe;
5eddb70b 2723 u32 reg, temp;
79e53945 2724
c64e311e 2725 /* Write the TU size bits so error detection works */
5eddb70b
CW		 2726 I915_WRITE(FDI_RX_TUSIZE1(pipe),
2727 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
c64e311e 2728
c98e9dcf 2729 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2730 reg = FDI_RX_CTL(pipe);
2731 temp = I915_READ(reg);
2732 temp &= ~((0x7 << 19) | (0x7 << 16));
c98e9dcf 2733 temp |= (intel_crtc->fdi_lanes - 1) << 19;
5eddb70b
CW		 2734 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2735 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2736
2737 POSTING_READ(reg);
c98e9dcf
JB		 2738 udelay(200);
2739
2740 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2741 temp = I915_READ(reg);
2742 I915_WRITE(reg, temp | FDI_PCDCLK);
2743
2744 POSTING_READ(reg);
c98e9dcf
JB		 2745 udelay(200);
2746
bf507ef7
ED		 2747 /* On Haswell, the PLL configuration for ports and pipes is handled
2748 * separately, as part of DDI setup */
2749 if (!IS_HASWELL(dev)) {
2750 /* Enable CPU FDI TX PLL, always on for Ironlake */
2751 reg = FDI_TX_CTL(pipe);
2752 temp = I915_READ(reg);
2753 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2754 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 2755
bf507ef7
ED		 2756 POSTING_READ(reg);
2757 udelay(100);
2758 }
6be4a607 2759 }
0e23b99d
JB		 2760}
2761
88cefb6c
DV		 2762static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
2763{
2764 struct drm_device *dev = intel_crtc->base.dev;
2765 struct drm_i915_private *dev_priv = dev->dev_private;
2766 int pipe = intel_crtc->pipe;
2767 u32 reg, temp;
2768
2769 /* Switch from PCDclk to Rawclk */
2770 reg = FDI_RX_CTL(pipe);
2771 temp = I915_READ(reg);
2772 I915_WRITE(reg, temp & ~FDI_PCDCLK);
2773
2774 /* Disable CPU FDI TX PLL */
2775 reg = FDI_TX_CTL(pipe);
2776 temp = I915_READ(reg);
2777 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
2778
2779 POSTING_READ(reg);
2780 udelay(100);
2781
2782 reg = FDI_RX_CTL(pipe);
2783 temp = I915_READ(reg);
2784 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2785
2786 /* Wait for the clocks to turn off. */
2787 POSTING_READ(reg);
2788 udelay(100);
2789}
2790
291427f5
JB		 2791static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe)
2792{
2793 struct drm_i915_private *dev_priv = dev->dev_private;
2794 u32 flags = I915_READ(SOUTH_CHICKEN1);
2795
2796 flags &= ~(FDI_PHASE_SYNC_EN(pipe));
2797 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */
2798 flags &= ~(FDI_PHASE_SYNC_OVR(pipe));
2799 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */
2800 POSTING_READ(SOUTH_CHICKEN1);
2801}
0fc932b8
JB		 2802static void ironlake_fdi_disable(struct drm_crtc *crtc)
2803{
2804 struct drm_device *dev = crtc->dev;
2805 struct drm_i915_private *dev_priv = dev->dev_private;
2806 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2807 int pipe = intel_crtc->pipe;
2808 u32 reg, temp;
2809
2810 /* disable CPU FDI tx and PCH FDI rx */
2811 reg = FDI_TX_CTL(pipe);
2812 temp = I915_READ(reg);
2813 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2814 POSTING_READ(reg);
2815
2816 reg = FDI_RX_CTL(pipe);
2817 temp = I915_READ(reg);
2818 temp &= ~(0x7 << 16);
2819 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2820 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2821
2822 POSTING_READ(reg);
2823 udelay(100);
2824
2825 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2826 if (HAS_PCH_IBX(dev)) {
2827 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
0fc932b8
JB		 2828 I915_WRITE(FDI_RX_CHICKEN(pipe),
2829 I915_READ(FDI_RX_CHICKEN(pipe) &
6f06ce18 2830 ~FDI_RX_PHASE_SYNC_POINTER_EN));
291427f5
JB		 2831 } else if (HAS_PCH_CPT(dev)) {
2832 cpt_phase_pointer_disable(dev, pipe);
6f06ce18 2833 }
0fc932b8
JB		 2834
2835 /* still set train pattern 1 */
2836 reg = FDI_TX_CTL(pipe);
2837 temp = I915_READ(reg);
2838 temp &= ~FDI_LINK_TRAIN_NONE;
2839 temp |= FDI_LINK_TRAIN_PATTERN_1;
2840 I915_WRITE(reg, temp);
2841
2842 reg = FDI_RX_CTL(pipe);
2843 temp = I915_READ(reg);
2844 if (HAS_PCH_CPT(dev)) {
2845 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2846 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2847 } else {
2848 temp &= ~FDI_LINK_TRAIN_NONE;
2849 temp |= FDI_LINK_TRAIN_PATTERN_1;
2850 }
2851 /* BPC in FDI rx is consistent with that in PIPECONF */
2852 temp &= ~(0x07 << 16);
2853 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2854 I915_WRITE(reg, temp);
2855
2856 POSTING_READ(reg);
2857 udelay(100);
2858}
2859
e6c3a2a6
CW		 2860static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2861{
0f91128d 2862 struct drm_device *dev = crtc->dev;
e6c3a2a6
CW		 2863
2864 if (crtc->fb == NULL)
2865 return;
2866
0f91128d
CW		 2867 mutex_lock(&dev->struct_mutex);
2868 intel_finish_fb(crtc->fb);
2869 mutex_unlock(&dev->struct_mutex);
e6c3a2a6
CW		 2870}
2871
040484af
JB		 2872static bool intel_crtc_driving_pch(struct drm_crtc *crtc)
2873{
2874 struct drm_device *dev = crtc->dev;
228d3e36 2875 struct intel_encoder *intel_encoder;
040484af
JB		 2876
2877 /*
2878 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2879 * must be driven by its own crtc; no sharing is possible.
2880 */
228d3e36 2881 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
040484af 2882
6ee8bab0
ED		 2883 /* On Haswell, LPT PCH handles the VGA connection via FDI, and Haswell
2884 * CPU handles all others */
2885 if (IS_HASWELL(dev)) {
2886 /* It is still unclear how this will work on PPT, so throw up a warning */
2887 WARN_ON(!HAS_PCH_LPT(dev));
2888
228d3e36 2889 if (intel_encoder->type == INTEL_OUTPUT_ANALOG) {
6ee8bab0
ED		 2890 DRM_DEBUG_KMS("Haswell detected DAC encoder, assuming is PCH\n");
2891 return true;
2892 } else {
2893 DRM_DEBUG_KMS("Haswell detected encoder %d, assuming is CPU\n",
228d3e36 2894 intel_encoder->type);
6ee8bab0
ED		 2895 return false;
2896 }
2897 }
2898
228d3e36 2899 switch (intel_encoder->type) {
040484af 2900 case INTEL_OUTPUT_EDP:
228d3e36 2901 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
040484af
JB		 2902 return false;
2903 continue;
2904 }
2905 }
2906
2907 return true;
2908}
2909
e615efe4
ED		 2910/* Program iCLKIP clock to the desired frequency */
2911static void lpt_program_iclkip(struct drm_crtc *crtc)
2912{
2913 struct drm_device *dev = crtc->dev;
2914 struct drm_i915_private *dev_priv = dev->dev_private;
2915 u32 divsel, phaseinc, auxdiv, phasedir = 0;
2916 u32 temp;
2917
2918 /* It is necessary to ungate the pixclk gate prior to programming
2919 * the divisors, and gate it back when it is done.
2920 */
2921 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
2922
2923 /* Disable SSCCTL */
2924 intel_sbi_write(dev_priv, SBI_SSCCTL6,
2925 intel_sbi_read(dev_priv, SBI_SSCCTL6) |
2926 SBI_SSCCTL_DISABLE);
2927
2928 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2929 if (crtc->mode.clock == 20000) {
2930 auxdiv = 1;
2931 divsel = 0x41;
2932 phaseinc = 0x20;
2933 } else {
2934 /* The iCLK virtual clock root frequency is in MHz,
2935 * but the crtc->mode.clock in in KHz. To get the divisors,
2936 * it is necessary to divide one by another, so we
2937 * convert the virtual clock precision to KHz here for higher
2938 * precision.
2939 */
2940 u32 iclk_virtual_root_freq = 172800 * 1000;
2941 u32 iclk_pi_range = 64;
2942 u32 desired_divisor, msb_divisor_value, pi_value;
2943
2944 desired_divisor = (iclk_virtual_root_freq / crtc->mode.clock);
2945 msb_divisor_value = desired_divisor / iclk_pi_range;
2946 pi_value = desired_divisor % iclk_pi_range;
2947
2948 auxdiv = 0;
2949 divsel = msb_divisor_value - 2;
2950 phaseinc = pi_value;
2951 }
2952
2953 /* This should not happen with any sane values */
2954 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2955 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
2956 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
2957 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
2958
2959 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2960 crtc->mode.clock,
2961 auxdiv,
2962 divsel,
2963 phasedir,
2964 phaseinc);
2965
2966 /* Program SSCDIVINTPHASE6 */
2967 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6);
2968 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
2969 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
2970 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
2971 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
2972 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
2973 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
2974
2975 intel_sbi_write(dev_priv,
2976 SBI_SSCDIVINTPHASE6,
2977 temp);
2978
2979 /* Program SSCAUXDIV */
2980 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6);
2981 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
2982 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
2983 intel_sbi_write(dev_priv,
2984 SBI_SSCAUXDIV6,
2985 temp);
2986
2987
2988 /* Enable modulator and associated divider */
2989 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6);
2990 temp &= ~SBI_SSCCTL_DISABLE;
2991 intel_sbi_write(dev_priv,
2992 SBI_SSCCTL6,
2993 temp);
2994
2995 /* Wait for initialization time */
2996 udelay(24);
2997
2998 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
2999}
3000
f67a559d
JB		 3001/*
3002 * Enable PCH resources required for PCH ports:
3003 * - PCH PLLs
3004 * - FDI training & RX/TX
3005 * - update transcoder timings
3006 * - DP transcoding bits
3007 * - transcoder
3008 */
3009static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 3010{
3011 struct drm_device *dev = crtc->dev;
3012 struct drm_i915_private *dev_priv = dev->dev_private;
3013 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3014 int pipe = intel_crtc->pipe;
ee7b9f93 3015 u32 reg, temp;
2c07245f 3016
e7e164db
CW		 3017 assert_transcoder_disabled(dev_priv, pipe);
3018
c98e9dcf 3019 /* For PCH output, training FDI link */
674cf967 3020 dev_priv->display.fdi_link_train(crtc);
2c07245f 3021
6f13b7b5
CW		 3022 intel_enable_pch_pll(intel_crtc);
3023
e615efe4
ED		 3024 if (HAS_PCH_LPT(dev)) {
3025 DRM_DEBUG_KMS("LPT detected: programming iCLKIP\n");
3026 lpt_program_iclkip(crtc);
3027 } else if (HAS_PCH_CPT(dev)) {
ee7b9f93 3028 u32 sel;
4b645f14 3029
c98e9dcf 3030 temp = I915_READ(PCH_DPLL_SEL);
ee7b9f93
JB		 3031 switch (pipe) {
3032 default:
3033 case 0:
3034 temp |= TRANSA_DPLL_ENABLE;
3035 sel = TRANSA_DPLLB_SEL;
3036 break;
3037 case 1:
3038 temp |= TRANSB_DPLL_ENABLE;
3039 sel = TRANSB_DPLLB_SEL;
3040 break;
3041 case 2:
3042 temp |= TRANSC_DPLL_ENABLE;
3043 sel = TRANSC_DPLLB_SEL;
3044 break;
d64311ab 3045 }
ee7b9f93
JB		 3046 if (intel_crtc->pch_pll->pll_reg == _PCH_DPLL_B)
3047 temp |= sel;
3048 else
3049 temp &= ~sel;
c98e9dcf 3050 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 3051 }
5eddb70b 3052
d9b6cb56
JB		 3053 /* set transcoder timing, panel must allow it */
3054 assert_panel_unlocked(dev_priv, pipe);
5eddb70b
CW		 3055 I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
3056 I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
3057 I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe)));
8db9d77b 3058
5eddb70b
CW		 3059 I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
3060 I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
3061 I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe)));
0529a0d9 3062 I915_WRITE(TRANS_VSYNCSHIFT(pipe), I915_READ(VSYNCSHIFT(pipe)));
8db9d77b 3063
f57e1e3a
ED		 3064 if (!IS_HASWELL(dev))
3065 intel_fdi_normal_train(crtc);
5e84e1a4 3066
c98e9dcf
JB		 3067 /* For PCH DP, enable TRANS_DP_CTL */
3068 if (HAS_PCH_CPT(dev) &&
417e822d
KP		 3069 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3070 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
9325c9f0 3071 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5;
5eddb70b
CW		 3072 reg = TRANS_DP_CTL(pipe);
3073 temp = I915_READ(reg);
3074 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 3075 TRANS_DP_SYNC_MASK |
3076 TRANS_DP_BPC_MASK);
5eddb70b
CW		 3077 temp |= (TRANS_DP_OUTPUT_ENABLE |
3078 TRANS_DP_ENH_FRAMING);
9325c9f0 3079 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 3080
3081 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 3082 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 3083 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 3084 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 3085
3086 switch (intel_trans_dp_port_sel(crtc)) {
3087 case PCH_DP_B:
5eddb70b 3088 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 3089 break;
3090 case PCH_DP_C:
5eddb70b 3091 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 3092 break;
3093 case PCH_DP_D:
5eddb70b 3094 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 3095 break;
3096 default:
3097 DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
5eddb70b 3098 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf 3099 break;
32f9d658 3100 }
2c07245f 3101
5eddb70b 3102 I915_WRITE(reg, temp);
6be4a607 3103 }
b52eb4dc 3104
040484af 3105 intel_enable_transcoder(dev_priv, pipe);
f67a559d
JB		 3106}
3107
ee7b9f93
JB		 3108static void intel_put_pch_pll(struct intel_crtc *intel_crtc)
3109{
3110 struct intel_pch_pll *pll = intel_crtc->pch_pll;
3111
3112 if (pll == NULL)
3113 return;
3114
3115 if (pll->refcount == 0) {
3116 WARN(1, "bad PCH PLL refcount\n");
3117 return;
3118 }
3119
3120 --pll->refcount;
3121 intel_crtc->pch_pll = NULL;
3122}
3123
3124static struct intel_pch_pll *intel_get_pch_pll(struct intel_crtc *intel_crtc, u32 dpll, u32 fp)
3125{
3126 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
3127 struct intel_pch_pll *pll;
3128 int i;
3129
3130 pll = intel_crtc->pch_pll;
3131 if (pll) {
3132 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
3133 intel_crtc->base.base.id, pll->pll_reg);
3134 goto prepare;
3135 }
3136
98b6bd99
DV		 3137 if (HAS_PCH_IBX(dev_priv->dev)) {
3138 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3139 i = intel_crtc->pipe;
3140 pll = &dev_priv->pch_plls[i];
3141
3142 DRM_DEBUG_KMS("CRTC:%d using pre-allocated PCH PLL %x\n",
3143 intel_crtc->base.base.id, pll->pll_reg);
3144
3145 goto found;
3146 }
3147
ee7b9f93
JB		 3148 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3149 pll = &dev_priv->pch_plls[i];
3150
3151 /* Only want to check enabled timings first */
3152 if (pll->refcount == 0)
3153 continue;
3154
3155 if (dpll == (I915_READ(pll->pll_reg) & 0x7fffffff) &&
3156 fp == I915_READ(pll->fp0_reg)) {
3157 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
3158 intel_crtc->base.base.id,
3159 pll->pll_reg, pll->refcount, pll->active);
3160
3161 goto found;
3162 }
3163 }
3164
3165 /* Ok no matching timings, maybe there's a free one? */
3166 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3167 pll = &dev_priv->pch_plls[i];
3168 if (pll->refcount == 0) {
3169 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
3170 intel_crtc->base.base.id, pll->pll_reg);
3171 goto found;
3172 }
3173 }
3174
3175 return NULL;
3176
3177found:
3178 intel_crtc->pch_pll = pll;
3179 pll->refcount++;
3180 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i, intel_crtc->pipe);
3181prepare: /* separate function? */
3182 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll->pll_reg);
ee7b9f93 3183
e04c7350
CW		 3184 /* Wait for the clocks to stabilize before rewriting the regs */
3185 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3186 POSTING_READ(pll->pll_reg);
3187 udelay(150);
e04c7350
CW		 3188
3189 I915_WRITE(pll->fp0_reg, fp);
3190 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3191 pll->on = false;
3192 return pll;
3193}
3194
d4270e57
JB		 3195void intel_cpt_verify_modeset(struct drm_device *dev, int pipe)
3196{
3197 struct drm_i915_private *dev_priv = dev->dev_private;
3198 int dslreg = PIPEDSL(pipe), tc2reg = TRANS_CHICKEN2(pipe);
3199 u32 temp;
3200
3201 temp = I915_READ(dslreg);
3202 udelay(500);
3203 if (wait_for(I915_READ(dslreg) != temp, 5)) {
3204 /* Without this, mode sets may fail silently on FDI */
3205 I915_WRITE(tc2reg, TRANS_AUTOTRAIN_GEN_STALL_DIS);
3206 udelay(250);
3207 I915_WRITE(tc2reg, 0);
3208 if (wait_for(I915_READ(dslreg) != temp, 5))
3209 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe);
3210 }
3211}
3212
f67a559d
JB		 3213static void ironlake_crtc_enable(struct drm_crtc *crtc)
3214{
3215 struct drm_device *dev = crtc->dev;
3216 struct drm_i915_private *dev_priv = dev->dev_private;
3217 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3218 struct intel_encoder *encoder;
f67a559d
JB		 3219 int pipe = intel_crtc->pipe;
3220 int plane = intel_crtc->plane;
3221 u32 temp;
3222 bool is_pch_port;
3223
08a48469
DV		 3224 WARN_ON(!crtc->enabled);
3225
f67a559d
JB		 3226 if (intel_crtc->active)
3227 return;
3228
3229 intel_crtc->active = true;
3230 intel_update_watermarks(dev);
3231
3232 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3233 temp = I915_READ(PCH_LVDS);
3234 if ((temp & LVDS_PORT_EN) == 0)
3235 I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
3236 }
3237
3238 is_pch_port = intel_crtc_driving_pch(crtc);
3239
3240 if (is_pch_port)
88cefb6c 3241 ironlake_fdi_pll_enable(intel_crtc);
f67a559d
JB		 3242 else
3243 ironlake_fdi_disable(crtc);
3244
3245 /* Enable panel fitting for LVDS */
3246 if (dev_priv->pch_pf_size &&
3247 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || HAS_eDP)) {
3248 /* Force use of hard-coded filter coefficients
3249 * as some pre-programmed values are broken,
3250 * e.g. x201.
3251 */
9db4a9c7
JB		 3252 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3253 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3254 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
f67a559d
JB		 3255 }
3256
9c54c0dd
JB		 3257 /*
3258 * On ILK+ LUT must be loaded before the pipe is running but with
3259 * clocks enabled
3260 */
3261 intel_crtc_load_lut(crtc);
3262
f67a559d
JB		 3263 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3264 intel_enable_plane(dev_priv, plane, pipe);
3265
3266 if (is_pch_port)
3267 ironlake_pch_enable(crtc);
c98e9dcf 3268
d1ebd816 3269 mutex_lock(&dev->struct_mutex);
bed4a673 3270 intel_update_fbc(dev);
d1ebd816
BW		 3271 mutex_unlock(&dev->struct_mutex);
3272
6b383a7f 3273 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3274
fa5c73b1
DV		 3275 for_each_encoder_on_crtc(dev, crtc, encoder)
3276 encoder->enable(encoder);
61b77ddd
DV		 3277
3278 if (HAS_PCH_CPT(dev))
3279 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
6be4a607
JB		 3280}
3281
3282static void ironlake_crtc_disable(struct drm_crtc *crtc)
3283{
3284 struct drm_device *dev = crtc->dev;
3285 struct drm_i915_private *dev_priv = dev->dev_private;
3286 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3287 struct intel_encoder *encoder;
6be4a607
JB		 3288 int pipe = intel_crtc->pipe;
3289 int plane = intel_crtc->plane;
5eddb70b 3290 u32 reg, temp;
b52eb4dc 3291
ef9c3aee 3292
f7abfe8b
CW		 3293 if (!intel_crtc->active)
3294 return;
3295
ea9d758d
DV		 3296 for_each_encoder_on_crtc(dev, crtc, encoder)
3297 encoder->disable(encoder);
3298
e6c3a2a6 3299 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3300 drm_vblank_off(dev, pipe);
6b383a7f 3301 intel_crtc_update_cursor(crtc, false);
5eddb70b 3302
b24e7179 3303 intel_disable_plane(dev_priv, plane, pipe);
913d8d11 3304
973d04f9
CW		 3305 if (dev_priv->cfb_plane == plane)
3306 intel_disable_fbc(dev);
2c07245f 3307
b24e7179 3308 intel_disable_pipe(dev_priv, pipe);
32f9d658 3309
6be4a607 3310 /* Disable PF */
9db4a9c7
JB		 3311 I915_WRITE(PF_CTL(pipe), 0);
3312 I915_WRITE(PF_WIN_SZ(pipe), 0);
2c07245f 3313
0fc932b8 3314 ironlake_fdi_disable(crtc);
2c07245f 3315
47a05eca
JB		 3316 /* This is a horrible layering violation; we should be doing this in
3317 * the connector/encoder ->prepare instead, but we don't always have
3318 * enough information there about the config to know whether it will
3319 * actually be necessary or just cause undesired flicker.
3320 */
3321 intel_disable_pch_ports(dev_priv, pipe);
249c0e64 3322
040484af 3323 intel_disable_transcoder(dev_priv, pipe);
913d8d11 3324
6be4a607
JB		 3325 if (HAS_PCH_CPT(dev)) {
3326 /* disable TRANS_DP_CTL */
5eddb70b
CW		 3327 reg = TRANS_DP_CTL(pipe);
3328 temp = I915_READ(reg);
3329 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
cb3543c6 3330 temp |= TRANS_DP_PORT_SEL_NONE;
5eddb70b 3331 I915_WRITE(reg, temp);
6be4a607
JB		 3332
3333 /* disable DPLL_SEL */
3334 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 3335 switch (pipe) {
3336 case 0:
d64311ab 3337 temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL);
9db4a9c7
JB		 3338 break;
3339 case 1:
6be4a607 3340 temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
9db4a9c7
JB		 3341 break;
3342 case 2:
4b645f14 3343 /* C shares PLL A or B */
d64311ab 3344 temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
9db4a9c7
JB		 3345 break;
3346 default:
3347 BUG(); /* wtf */
3348 }
6be4a607 3349 I915_WRITE(PCH_DPLL_SEL, temp);
6be4a607 3350 }
e3421a18 3351
6be4a607 3352 /* disable PCH DPLL */
ee7b9f93 3353 intel_disable_pch_pll(intel_crtc);
8db9d77b 3354
88cefb6c 3355 ironlake_fdi_pll_disable(intel_crtc);
6b383a7f 3356
f7abfe8b 3357 intel_crtc->active = false;
6b383a7f 3358 intel_update_watermarks(dev);
d1ebd816
BW		 3359
3360 mutex_lock(&dev->struct_mutex);
6b383a7f 3361 intel_update_fbc(dev);
d1ebd816 3362 mutex_unlock(&dev->struct_mutex);
6be4a607 3363}
1b3c7a47 3364
ee7b9f93
JB		 3365static void ironlake_crtc_off(struct drm_crtc *crtc)
3366{
3367 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3368 intel_put_pch_pll(intel_crtc);
3369}
3370
02e792fb
DV		 3371static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3372{
02e792fb 3373 if (!enable && intel_crtc->overlay) {
23f09ce3 3374 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3375 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3376
23f09ce3 3377 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3378 dev_priv->mm.interruptible = false;
3379 (void) intel_overlay_switch_off(intel_crtc->overlay);
3380 dev_priv->mm.interruptible = true;
23f09ce3 3381 mutex_unlock(&dev->struct_mutex);
02e792fb 3382 }
02e792fb 3383
5dcdbcb0
CW		 3384 /* Let userspace switch the overlay on again. In most cases userspace
3385 * has to recompute where to put it anyway.
3386 */
02e792fb
DV		 3387}
3388
0b8765c6 3389static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3390{
3391 struct drm_device *dev = crtc->dev;
79e53945
JB		 3392 struct drm_i915_private *dev_priv = dev->dev_private;
3393 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3394 struct intel_encoder *encoder;
79e53945 3395 int pipe = intel_crtc->pipe;
80824003 3396 int plane = intel_crtc->plane;
79e53945 3397
08a48469
DV		 3398 WARN_ON(!crtc->enabled);
3399
f7abfe8b
CW		 3400 if (intel_crtc->active)
3401 return;
3402
3403 intel_crtc->active = true;
6b383a7f
CW		 3404 intel_update_watermarks(dev);
3405
63d7bbe9 3406 intel_enable_pll(dev_priv, pipe);
040484af 3407 intel_enable_pipe(dev_priv, pipe, false);
b24e7179 3408 intel_enable_plane(dev_priv, plane, pipe);
79e53945 3409
0b8765c6 3410 intel_crtc_load_lut(crtc);
bed4a673 3411 intel_update_fbc(dev);
79e53945 3412
0b8765c6
JB		 3413 /* Give the overlay scaler a chance to enable if it's on this pipe */
3414 intel_crtc_dpms_overlay(intel_crtc, true);
6b383a7f 3415 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3416
fa5c73b1
DV		 3417 for_each_encoder_on_crtc(dev, crtc, encoder)
3418 encoder->enable(encoder);
0b8765c6 3419}
79e53945 3420
0b8765c6
JB		 3421static void i9xx_crtc_disable(struct drm_crtc *crtc)
3422{
3423 struct drm_device *dev = crtc->dev;
3424 struct drm_i915_private *dev_priv = dev->dev_private;
3425 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3426 struct intel_encoder *encoder;
0b8765c6
JB		 3427 int pipe = intel_crtc->pipe;
3428 int plane = intel_crtc->plane;
b690e96c 3429
ef9c3aee 3430
f7abfe8b
CW		 3431 if (!intel_crtc->active)
3432 return;
3433
ea9d758d
DV		 3434 for_each_encoder_on_crtc(dev, crtc, encoder)
3435 encoder->disable(encoder);
3436
0b8765c6 3437 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3438 intel_crtc_wait_for_pending_flips(crtc);
3439 drm_vblank_off(dev, pipe);
0b8765c6 3440 intel_crtc_dpms_overlay(intel_crtc, false);
6b383a7f 3441 intel_crtc_update_cursor(crtc, false);
0b8765c6 3442
973d04f9
CW		 3443 if (dev_priv->cfb_plane == plane)
3444 intel_disable_fbc(dev);
79e53945 3445
b24e7179 3446 intel_disable_plane(dev_priv, plane, pipe);
b24e7179 3447 intel_disable_pipe(dev_priv, pipe);
63d7bbe9 3448 intel_disable_pll(dev_priv, pipe);
0b8765c6 3449
f7abfe8b 3450 intel_crtc->active = false;
6b383a7f
CW		 3451 intel_update_fbc(dev);
3452 intel_update_watermarks(dev);
0b8765c6
JB		 3453}
3454
ee7b9f93
JB		 3455static void i9xx_crtc_off(struct drm_crtc *crtc)
3456{
3457}
3458
976f8a20
DV		 3459static void intel_crtc_update_sarea(struct drm_crtc *crtc,
3460 bool enabled)
2c07245f
ZW		 3461{
3462 struct drm_device *dev = crtc->dev;
3463 struct drm_i915_master_private *master_priv;
3464 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3465 int pipe = intel_crtc->pipe;
79e53945
JB		 3466
3467 if (!dev->primary->master)
3468 return;
3469
3470 master_priv = dev->primary->master->driver_priv;
3471 if (!master_priv->sarea_priv)
3472 return;
3473
79e53945
JB		 3474 switch (pipe) {
3475 case 0:
3476 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3477 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3478 break;
3479 case 1:
3480 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3481 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3482 break;
3483 default:
9db4a9c7 3484 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3485 break;
3486 }
79e53945
JB		 3487}
3488
976f8a20
DV		 3489/**
3490 * Sets the power management mode of the pipe and plane.
3491 */
3492void intel_crtc_update_dpms(struct drm_crtc *crtc)
3493{
3494 struct drm_device *dev = crtc->dev;
3495 struct drm_i915_private *dev_priv = dev->dev_private;
3496 struct intel_encoder *intel_encoder;
3497 bool enable = false;
3498
3499 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
3500 enable |= intel_encoder->connectors_active;
3501
3502 if (enable)
3503 dev_priv->display.crtc_enable(crtc);
3504 else
3505 dev_priv->display.crtc_disable(crtc);
3506
3507 intel_crtc_update_sarea(crtc, enable);
3508}
3509
3510static void intel_crtc_noop(struct drm_crtc *crtc)
3511{
3512}
3513
cdd59983
CW		 3514static void intel_crtc_disable(struct drm_crtc *crtc)
3515{
cdd59983 3516 struct drm_device *dev = crtc->dev;
976f8a20 3517 struct drm_connector *connector;
ee7b9f93 3518 struct drm_i915_private *dev_priv = dev->dev_private;
cdd59983 3519
976f8a20
DV		 3520 /* crtc should still be enabled when we disable it. */
3521 WARN_ON(!crtc->enabled);
3522
3523 dev_priv->display.crtc_disable(crtc);
3524 intel_crtc_update_sarea(crtc, false);
ee7b9f93
JB		 3525 dev_priv->display.off(crtc);
3526
931872fc
CW		 3527 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
3528 assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe);
cdd59983
CW		 3529
3530 if (crtc->fb) {
3531 mutex_lock(&dev->struct_mutex);
1690e1eb 3532 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
cdd59983 3533 mutex_unlock(&dev->struct_mutex);
976f8a20
DV		 3534 crtc->fb = NULL;
3535 }
3536
3537 /* Update computed state. */
3538 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
3539 if (!connector->encoder || !connector->encoder->crtc)
3540 continue;
3541
3542 if (connector->encoder->crtc != crtc)
3543 continue;
3544
3545 connector->dpms = DRM_MODE_DPMS_OFF;
3546 to_intel_encoder(connector->encoder)->connectors_active = false;
cdd59983
CW		 3547 }
3548}
3549
a261b246 3550void intel_modeset_disable(struct drm_device *dev)
79e53945 3551{
a261b246
DV		 3552 struct drm_crtc *crtc;
3553
3554 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3555 if (crtc->enabled)
3556 intel_crtc_disable(crtc);
3557 }
79e53945
JB		 3558}
3559
1f703855 3560void intel_encoder_noop(struct drm_encoder *encoder)
79e53945 3561{
7e7d76c3
JB		 3562}
3563
ea5b213a 3564void intel_encoder_destroy(struct drm_encoder *encoder)
7e7d76c3 3565{
4ef69c7a 3566 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3567
ea5b213a
CW		 3568 drm_encoder_cleanup(encoder);
3569 kfree(intel_encoder);
7e7d76c3
JB		 3570}
3571
5ab432ef
DV		 3572/* Simple dpms helper for encodres with just one connector, no cloning and only
3573 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
3574 * state of the entire output pipe. */
3575void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
7e7d76c3 3576{
5ab432ef
DV		 3577 if (mode == DRM_MODE_DPMS_ON) {
3578 encoder->connectors_active = true;
3579
b2cabb0e 3580 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef
DV		 3581 } else {
3582 encoder->connectors_active = false;
3583
b2cabb0e 3584 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef 3585 }
79e53945
JB		 3586}
3587
0a91ca29
DV		 3588/* Cross check the actual hw state with our own modeset state tracking (and it's
3589 * internal consistency). */
b980514c 3590static void intel_connector_check_state(struct intel_connector *connector)
79e53945 3591{
0a91ca29
DV		 3592 if (connector->get_hw_state(connector)) {
3593 struct intel_encoder *encoder = connector->encoder;
3594 struct drm_crtc *crtc;
3595 bool encoder_enabled;
3596 enum pipe pipe;
3597
3598 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
3599 connector->base.base.id,
3600 drm_get_connector_name(&connector->base));
3601
3602 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
3603 "wrong connector dpms state\n");
3604 WARN(connector->base.encoder != &encoder->base,
3605 "active connector not linked to encoder\n");
3606 WARN(!encoder->connectors_active,
3607 "encoder->connectors_active not set\n");
3608
3609 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
3610 WARN(!encoder_enabled, "encoder not enabled\n");
3611 if (WARN_ON(!encoder->base.crtc))
3612 return;
3613
3614 crtc = encoder->base.crtc;
3615
3616 WARN(!crtc->enabled, "crtc not enabled\n");
3617 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
3618 WARN(pipe != to_intel_crtc(crtc)->pipe,
3619 "encoder active on the wrong pipe\n");
3620 }
79e53945
JB		 3621}
3622
5ab432ef
DV		 3623/* Even simpler default implementation, if there's really no special case to
3624 * consider. */
3625void intel_connector_dpms(struct drm_connector *connector, int mode)
79e53945 3626{
5ab432ef 3627 struct intel_encoder *encoder = intel_attached_encoder(connector);
d4270e57 3628
5ab432ef
DV		 3629 /* All the simple cases only support two dpms states. */
3630 if (mode != DRM_MODE_DPMS_ON)
3631 mode = DRM_MODE_DPMS_OFF;
d4270e57 3632
5ab432ef
DV		 3633 if (mode == connector->dpms)
3634 return;
3635
3636 connector->dpms = mode;
3637
3638 /* Only need to change hw state when actually enabled */
3639 if (encoder->base.crtc)
3640 intel_encoder_dpms(encoder, mode);
3641 else
8af6cf88 3642 WARN_ON(encoder->connectors_active != false);
0a91ca29 3643
b980514c 3644 intel_modeset_check_state(connector->dev);
79e53945
JB		 3645}
3646
f0947c37
DV		 3647/* Simple connector->get_hw_state implementation for encoders that support only
3648 * one connector and no cloning and hence the encoder state determines the state
3649 * of the connector. */
3650bool intel_connector_get_hw_state(struct intel_connector *connector)
ea5b213a 3651{
24929352 3652 enum pipe pipe = 0;
f0947c37 3653 struct intel_encoder *encoder = connector->encoder;
ea5b213a 3654
f0947c37 3655 return encoder->get_hw_state(encoder, &pipe);
ea5b213a
CW		 3656}
3657
79e53945 3658static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
35313cde 3659 const struct drm_display_mode *mode,
79e53945
JB		 3660 struct drm_display_mode *adjusted_mode)
3661{
2c07245f 3662 struct drm_device *dev = crtc->dev;
89749350 3663
bad720ff 3664 if (HAS_PCH_SPLIT(dev)) {
2c07245f 3665 /* FDI link clock is fixed at 2.7G */
2377b741
JB		 3666 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3667 return false;
2c07245f 3668 }
89749350 3669
f9bef081
DV		 3670 /* All interlaced capable intel hw wants timings in frames. Note though
3671 * that intel_lvds_mode_fixup does some funny tricks with the crtc
3672 * timings, so we need to be careful not to clobber these.*/
3673 if (!(adjusted_mode->private_flags & INTEL_MODE_CRTC_TIMINGS_SET))
3674 drm_mode_set_crtcinfo(adjusted_mode, 0);
89749350 3675
44f46b42
CW		 3676 /* WaPruneModeWithIncorrectHsyncOffset: Cantiga+ cannot handle modes
3677 * with a hsync front porch of 0.
3678 */
3679 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
3680 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
3681 return false;
3682
79e53945
JB		 3683 return true;
3684}
3685
25eb05fc
JB		 3686static int valleyview_get_display_clock_speed(struct drm_device *dev)
3687{
3688 return 400000; /* FIXME */
3689}
3690
e70236a8
JB		 3691static int i945_get_display_clock_speed(struct drm_device *dev)
3692{
3693 return 400000;
3694}
79e53945 3695
e70236a8 3696static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 3697{
e70236a8
JB		 3698 return 333000;
3699}
79e53945 3700
e70236a8
JB		 3701static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3702{
3703 return 200000;
3704}
79e53945 3705
e70236a8
JB		 3706static int i915gm_get_display_clock_speed(struct drm_device *dev)
3707{
3708 u16 gcfgc = 0;
79e53945 3709
e70236a8
JB		 3710 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3711
3712 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3713 return 133000;
3714 else {
3715 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3716 case GC_DISPLAY_CLOCK_333_MHZ:
3717 return 333000;
3718 default:
3719 case GC_DISPLAY_CLOCK_190_200_MHZ:
3720 return 190000;
79e53945 3721 }
e70236a8
JB		 3722 }
3723}
3724
3725static int i865_get_display_clock_speed(struct drm_device *dev)
3726{
3727 return 266000;
3728}
3729
3730static int i855_get_display_clock_speed(struct drm_device *dev)
3731{
3732 u16 hpllcc = 0;
3733 /* Assume that the hardware is in the high speed state. This
3734 * should be the default.
3735 */
3736 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3737 case GC_CLOCK_133_200:
3738 case GC_CLOCK_100_200:
3739 return 200000;
3740 case GC_CLOCK_166_250:
3741 return 250000;
3742 case GC_CLOCK_100_133:
79e53945 3743 return 133000;
e70236a8 3744 }
79e53945 3745
e70236a8
JB		 3746 /* Shouldn't happen */
3747 return 0;
3748}
79e53945 3749
e70236a8
JB		 3750static int i830_get_display_clock_speed(struct drm_device *dev)
3751{
3752 return 133000;
79e53945
JB		 3753}
3754
2c07245f
ZW		 3755struct fdi_m_n {
3756 u32 tu;
3757 u32 gmch_m;
3758 u32 gmch_n;
3759 u32 link_m;
3760 u32 link_n;
3761};
3762
3763static void
3764fdi_reduce_ratio(u32 *num, u32 *den)
3765{
3766 while (*num > 0xffffff || *den > 0xffffff) {
3767 *num >>= 1;
3768 *den >>= 1;
3769 }
3770}
3771
2c07245f 3772static void
f2b115e6
AJ		 3773ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock,
3774 int link_clock, struct fdi_m_n *m_n)
2c07245f 3775{
2c07245f
ZW		 3776 m_n->tu = 64; /* default size */
3777
22ed1113
CW		 3778 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3779 m_n->gmch_m = bits_per_pixel * pixel_clock;
3780 m_n->gmch_n = link_clock * nlanes * 8;
2c07245f
ZW		 3781 fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
3782
22ed1113
CW		 3783 m_n->link_m = pixel_clock;
3784 m_n->link_n = link_clock;
2c07245f
ZW		 3785 fdi_reduce_ratio(&m_n->link_m, &m_n->link_n);
3786}
3787
a7615030
CW		 3788static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
3789{
72bbe58c
KP		 3790 if (i915_panel_use_ssc >= 0)
3791 return i915_panel_use_ssc != 0;
3792 return dev_priv->lvds_use_ssc
435793df 3793 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 3794}
3795
5a354204
JB		 3796/**
3797 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
3798 * @crtc: CRTC structure
3b5c78a3 3799 * @mode: requested mode
5a354204
JB		 3800 *
3801 * A pipe may be connected to one or more outputs. Based on the depth of the
3802 * attached framebuffer, choose a good color depth to use on the pipe.
3803 *
3804 * If possible, match the pipe depth to the fb depth. In some cases, this
3805 * isn't ideal, because the connected output supports a lesser or restricted
3806 * set of depths. Resolve that here:
3807 * LVDS typically supports only 6bpc, so clamp down in that case
3808 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
3809 * Displays may support a restricted set as well, check EDID and clamp as
3810 * appropriate.
3b5c78a3 3811 * DP may want to dither down to 6bpc to fit larger modes
5a354204
JB		 3812 *
3813 * RETURNS:
3814 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
3815 * true if they don't match).
3816 */
3817static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
94352cf9 3818 struct drm_framebuffer *fb,
3b5c78a3
AJ		 3819 unsigned int *pipe_bpp,
3820 struct drm_display_mode *mode)
5a354204
JB		 3821{
3822 struct drm_device *dev = crtc->dev;
3823 struct drm_i915_private *dev_priv = dev->dev_private;
5a354204 3824 struct drm_connector *connector;
6c2b7c12 3825 struct intel_encoder *intel_encoder;
5a354204
JB		 3826 unsigned int display_bpc = UINT_MAX, bpc;
3827
3828 /* Walk the encoders & connectors on this crtc, get min bpc */
6c2b7c12 3829 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5a354204
JB		 3830
3831 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
3832 unsigned int lvds_bpc;
3833
3834 if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
3835 LVDS_A3_POWER_UP)
3836 lvds_bpc = 8;
3837 else
3838 lvds_bpc = 6;
3839
3840 if (lvds_bpc < display_bpc) {
82820490 3841 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
5a354204
JB		 3842 display_bpc = lvds_bpc;
3843 }
3844 continue;
3845 }
3846
5a354204
JB		 3847 /* Not one of the known troublemakers, check the EDID */
3848 list_for_each_entry(connector, &dev->mode_config.connector_list,
3849 head) {
6c2b7c12 3850 if (connector->encoder != &intel_encoder->base)
5a354204
JB		 3851 continue;
3852
62ac41a6
JB		 3853 /* Don't use an invalid EDID bpc value */
3854 if (connector->display_info.bpc &&
3855 connector->display_info.bpc < display_bpc) {
82820490 3856 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
5a354204
JB		 3857 display_bpc = connector->display_info.bpc;
3858 }
3859 }
3860
3861 /*
3862 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
3863 * through, clamp it down. (Note: >12bpc will be caught below.)
3864 */
3865 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
3866 if (display_bpc > 8 && display_bpc < 12) {
82820490 3867 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
5a354204
JB		 3868 display_bpc = 12;
3869 } else {
82820490 3870 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
5a354204
JB		 3871 display_bpc = 8;
3872 }
3873 }
3874 }
3875
3b5c78a3
AJ		 3876 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
3877 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
3878 display_bpc = 6;
3879 }
3880
5a354204
JB		 3881 /*
3882 * We could just drive the pipe at the highest bpc all the time and
3883 * enable dithering as needed, but that costs bandwidth. So choose
3884 * the minimum value that expresses the full color range of the fb but
3885 * also stays within the max display bpc discovered above.
3886 */
3887
94352cf9 3888 switch (fb->depth) {
5a354204
JB		 3889 case 8:
3890 bpc = 8; /* since we go through a colormap */
3891 break;
3892 case 15:
3893 case 16:
3894 bpc = 6; /* min is 18bpp */
3895 break;
3896 case 24:
578393cd 3897 bpc = 8;
5a354204
JB		 3898 break;
3899 case 30:
578393cd 3900 bpc = 10;
5a354204
JB		 3901 break;
3902 case 48:
578393cd 3903 bpc = 12;
5a354204
JB		 3904 break;
3905 default:
3906 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
3907 bpc = min((unsigned int)8, display_bpc);
3908 break;
3909 }
3910
578393cd
KP		 3911 display_bpc = min(display_bpc, bpc);
3912
82820490
AJ		 3913 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
3914 bpc, display_bpc);
5a354204 3915
578393cd 3916 *pipe_bpp = display_bpc * 3;
5a354204
JB		 3917
3918 return display_bpc != bpc;
3919}
3920
a0c4da24
JB		 3921static int vlv_get_refclk(struct drm_crtc *crtc)
3922{
3923 struct drm_device *dev = crtc->dev;
3924 struct drm_i915_private *dev_priv = dev->dev_private;
3925 int refclk = 27000; /* for DP & HDMI */
3926
3927 return 100000; /* only one validated so far */
3928
3929 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
3930 refclk = 96000;
3931 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3932 if (intel_panel_use_ssc(dev_priv))
3933 refclk = 100000;
3934 else
3935 refclk = 96000;
3936 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
3937 refclk = 100000;
3938 }
3939
3940 return refclk;
3941}
3942
c65d77d8
JB		 3943static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
3944{
3945 struct drm_device *dev = crtc->dev;
3946 struct drm_i915_private *dev_priv = dev->dev_private;
3947 int refclk;
3948
a0c4da24
JB		 3949 if (IS_VALLEYVIEW(dev)) {
3950 refclk = vlv_get_refclk(crtc);
3951 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
c65d77d8
JB		 3952 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
3953 refclk = dev_priv->lvds_ssc_freq * 1000;
3954 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
3955 refclk / 1000);
3956 } else if (!IS_GEN2(dev)) {
3957 refclk = 96000;
3958 } else {
3959 refclk = 48000;
3960 }
3961
3962 return refclk;
3963}
3964
3965static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode *adjusted_mode,
3966 intel_clock_t *clock)
3967{
3968 /* SDVO TV has fixed PLL values depend on its clock range,
3969 this mirrors vbios setting. */
3970 if (adjusted_mode->clock >= 100000
3971 && adjusted_mode->clock < 140500) {
3972 clock->p1 = 2;
3973 clock->p2 = 10;
3974 clock->n = 3;
3975 clock->m1 = 16;
3976 clock->m2 = 8;
3977 } else if (adjusted_mode->clock >= 140500
3978 && adjusted_mode->clock <= 200000) {
3979 clock->p1 = 1;
3980 clock->p2 = 10;
3981 clock->n = 6;
3982 clock->m1 = 12;
3983 clock->m2 = 8;
3984 }
3985}
3986
a7516a05
JB		 3987static void i9xx_update_pll_dividers(struct drm_crtc *crtc,
3988 intel_clock_t *clock,
3989 intel_clock_t *reduced_clock)
3990{
3991 struct drm_device *dev = crtc->dev;
3992 struct drm_i915_private *dev_priv = dev->dev_private;
3993 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3994 int pipe = intel_crtc->pipe;
3995 u32 fp, fp2 = 0;
3996
3997 if (IS_PINEVIEW(dev)) {
3998 fp = (1 << clock->n) << 16 | clock->m1 << 8 | clock->m2;
3999 if (reduced_clock)
4000 fp2 = (1 << reduced_clock->n) << 16 |
4001 reduced_clock->m1 << 8 | reduced_clock->m2;
4002 } else {
4003 fp = clock->n << 16 | clock->m1 << 8 | clock->m2;
4004 if (reduced_clock)
4005 fp2 = reduced_clock->n << 16 | reduced_clock->m1 << 8 |
4006 reduced_clock->m2;
4007 }
4008
4009 I915_WRITE(FP0(pipe), fp);
4010
4011 intel_crtc->lowfreq_avail = false;
4012 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4013 reduced_clock && i915_powersave) {
4014 I915_WRITE(FP1(pipe), fp2);
4015 intel_crtc->lowfreq_avail = true;
4016 } else {
4017 I915_WRITE(FP1(pipe), fp);
4018 }
4019}
4020
93e537a1
DV		 4021static void intel_update_lvds(struct drm_crtc *crtc, intel_clock_t *clock,
4022 struct drm_display_mode *adjusted_mode)
4023{
4024 struct drm_device *dev = crtc->dev;
4025 struct drm_i915_private *dev_priv = dev->dev_private;
4026 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4027 int pipe = intel_crtc->pipe;
284d5df5 4028 u32 temp;
93e537a1
DV		 4029
4030 temp = I915_READ(LVDS);
4031 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
4032 if (pipe == 1) {
4033 temp |= LVDS_PIPEB_SELECT;
4034 } else {
4035 temp &= ~LVDS_PIPEB_SELECT;
4036 }
4037 /* set the corresponsding LVDS_BORDER bit */
4038 temp |= dev_priv->lvds_border_bits;
4039 /* Set the B0-B3 data pairs corresponding to whether we're going to
4040 * set the DPLLs for dual-channel mode or not.
4041 */
4042 if (clock->p2 == 7)
4043 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
4044 else
4045 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
4046
4047 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4048 * appropriately here, but we need to look more thoroughly into how
4049 * panels behave in the two modes.
4050 */
4051 /* set the dithering flag on LVDS as needed */
4052 if (INTEL_INFO(dev)->gen >= 4) {
4053 if (dev_priv->lvds_dither)
4054 temp |= LVDS_ENABLE_DITHER;
4055 else
4056 temp &= ~LVDS_ENABLE_DITHER;
4057 }
284d5df5 4058 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
93e537a1 4059 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
284d5df5 4060 temp |= LVDS_HSYNC_POLARITY;
93e537a1 4061 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
284d5df5 4062 temp |= LVDS_VSYNC_POLARITY;
93e537a1
DV		 4063 I915_WRITE(LVDS, temp);
4064}
4065
a0c4da24
JB		 4066static void vlv_update_pll(struct drm_crtc *crtc,
4067 struct drm_display_mode *mode,
4068 struct drm_display_mode *adjusted_mode,
4069 intel_clock_t *clock, intel_clock_t *reduced_clock,
4070 int refclk, int num_connectors)
4071{
4072 struct drm_device *dev = crtc->dev;
4073 struct drm_i915_private *dev_priv = dev->dev_private;
4074 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4075 int pipe = intel_crtc->pipe;
4076 u32 dpll, mdiv, pdiv;
4077 u32 bestn, bestm1, bestm2, bestp1, bestp2;
4078 bool is_hdmi;
4079
4080 is_hdmi = intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4081
4082 bestn = clock->n;
4083 bestm1 = clock->m1;
4084 bestm2 = clock->m2;
4085 bestp1 = clock->p1;
4086 bestp2 = clock->p2;
4087
4088 /* Enable DPIO clock input */
4089 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
4090 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
4091 I915_WRITE(DPLL(pipe), dpll);
4092 POSTING_READ(DPLL(pipe));
4093
4094 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
4095 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
4096 mdiv |= ((bestn << DPIO_N_SHIFT));
4097 mdiv |= (1 << DPIO_POST_DIV_SHIFT);
4098 mdiv |= (1 << DPIO_K_SHIFT);
4099 mdiv |= DPIO_ENABLE_CALIBRATION;
4100 intel_dpio_write(dev_priv, DPIO_DIV(pipe), mdiv);
4101
4102 intel_dpio_write(dev_priv, DPIO_CORE_CLK(pipe), 0x01000000);
4103
4104 pdiv = DPIO_REFSEL_OVERRIDE | (5 << DPIO_PLL_MODESEL_SHIFT) |
4105 (3 << DPIO_BIAS_CURRENT_CTL_SHIFT) | (1<<20) |
4106 (8 << DPIO_DRIVER_CTL_SHIFT) | (5 << DPIO_CLK_BIAS_CTL_SHIFT);
4107 intel_dpio_write(dev_priv, DPIO_REFSFR(pipe), pdiv);
4108
4109 intel_dpio_write(dev_priv, DPIO_LFP_COEFF(pipe), 0x009f0051);
4110
4111 dpll |= DPLL_VCO_ENABLE;
4112 I915_WRITE(DPLL(pipe), dpll);
4113 POSTING_READ(DPLL(pipe));
4114 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
4115 DRM_ERROR("DPLL %d failed to lock\n", pipe);
4116
4117 if (is_hdmi) {
4118 u32 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4119
4120 if (temp > 1)
4121 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4122 else
4123 temp = 0;
4124
4125 I915_WRITE(DPLL_MD(pipe), temp);
4126 POSTING_READ(DPLL_MD(pipe));
4127 }
4128
4129 intel_dpio_write(dev_priv, DPIO_FASTCLK_DISABLE, 0x641); /* ??? */
4130}
4131
eb1cbe48
DV		 4132static void i9xx_update_pll(struct drm_crtc *crtc,
4133 struct drm_display_mode *mode,
4134 struct drm_display_mode *adjusted_mode,
4135 intel_clock_t *clock, intel_clock_t *reduced_clock,
4136 int num_connectors)
4137{
4138 struct drm_device *dev = crtc->dev;
4139 struct drm_i915_private *dev_priv = dev->dev_private;
4140 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4141 int pipe = intel_crtc->pipe;
4142 u32 dpll;
4143 bool is_sdvo;
4144
4145 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4146 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4147
4148 dpll = DPLL_VGA_MODE_DIS;
4149
4150 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4151 dpll |= DPLLB_MODE_LVDS;
4152 else
4153 dpll |= DPLLB_MODE_DAC_SERIAL;
4154 if (is_sdvo) {
4155 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4156 if (pixel_multiplier > 1) {
4157 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4158 dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
4159 }
4160 dpll |= DPLL_DVO_HIGH_SPEED;
4161 }
4162 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4163 dpll |= DPLL_DVO_HIGH_SPEED;
4164
4165 /* compute bitmask from p1 value */
4166 if (IS_PINEVIEW(dev))
4167 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4168 else {
4169 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4170 if (IS_G4X(dev) && reduced_clock)
4171 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4172 }
4173 switch (clock->p2) {
4174 case 5:
4175 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4176 break;
4177 case 7:
4178 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4179 break;
4180 case 10:
4181 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4182 break;
4183 case 14:
4184 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4185 break;
4186 }
4187 if (INTEL_INFO(dev)->gen >= 4)
4188 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4189
4190 if (is_sdvo && intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4191 dpll |= PLL_REF_INPUT_TVCLKINBC;
4192 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4193 /* XXX: just matching BIOS for now */
4194 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4195 dpll |= 3;
4196 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4197 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4198 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4199 else
4200 dpll |= PLL_REF_INPUT_DREFCLK;
4201
4202 dpll |= DPLL_VCO_ENABLE;
4203 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4204 POSTING_READ(DPLL(pipe));
4205 udelay(150);
4206
4207 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4208 * This is an exception to the general rule that mode_set doesn't turn
4209 * things on.
4210 */
4211 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4212 intel_update_lvds(crtc, clock, adjusted_mode);
4213
4214 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4215 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4216
4217 I915_WRITE(DPLL(pipe), dpll);
4218
4219 /* Wait for the clocks to stabilize. */
4220 POSTING_READ(DPLL(pipe));
4221 udelay(150);
4222
4223 if (INTEL_INFO(dev)->gen >= 4) {
4224 u32 temp = 0;
4225 if (is_sdvo) {
4226 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4227 if (temp > 1)
4228 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4229 else
4230 temp = 0;
4231 }
4232 I915_WRITE(DPLL_MD(pipe), temp);
4233 } else {
4234 /* The pixel multiplier can only be updated once the
4235 * DPLL is enabled and the clocks are stable.
4236 *
4237 * So write it again.
4238 */
4239 I915_WRITE(DPLL(pipe), dpll);
4240 }
4241}
4242
4243static void i8xx_update_pll(struct drm_crtc *crtc,
4244 struct drm_display_mode *adjusted_mode,
4245 intel_clock_t *clock,
4246 int num_connectors)
4247{
4248 struct drm_device *dev = crtc->dev;
4249 struct drm_i915_private *dev_priv = dev->dev_private;
4250 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4251 int pipe = intel_crtc->pipe;
4252 u32 dpll;
4253
4254 dpll = DPLL_VGA_MODE_DIS;
4255
4256 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4257 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4258 } else {
4259 if (clock->p1 == 2)
4260 dpll |= PLL_P1_DIVIDE_BY_TWO;
4261 else
4262 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4263 if (clock->p2 == 4)
4264 dpll |= PLL_P2_DIVIDE_BY_4;
4265 }
4266
4267 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4268 /* XXX: just matching BIOS for now */
4269 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4270 dpll |= 3;
4271 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4272 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4273 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4274 else
4275 dpll |= PLL_REF_INPUT_DREFCLK;
4276
4277 dpll |= DPLL_VCO_ENABLE;
4278 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4279 POSTING_READ(DPLL(pipe));
4280 udelay(150);
4281
4282 I915_WRITE(DPLL(pipe), dpll);
4283
4284 /* Wait for the clocks to stabilize. */
4285 POSTING_READ(DPLL(pipe));
4286 udelay(150);
4287
4288 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4289 * This is an exception to the general rule that mode_set doesn't turn
4290 * things on.
4291 */
4292 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4293 intel_update_lvds(crtc, clock, adjusted_mode);
4294
4295 /* The pixel multiplier can only be updated once the
4296 * DPLL is enabled and the clocks are stable.
4297 *
4298 * So write it again.
4299 */
4300 I915_WRITE(DPLL(pipe), dpll);
4301}
4302
f564048e
EA		 4303static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4304 struct drm_display_mode *mode,
4305 struct drm_display_mode *adjusted_mode,
4306 int x, int y,
94352cf9 4307 struct drm_framebuffer *fb)
79e53945
JB		 4308{
4309 struct drm_device *dev = crtc->dev;
4310 struct drm_i915_private *dev_priv = dev->dev_private;
4311 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4312 int pipe = intel_crtc->pipe;
80824003 4313 int plane = intel_crtc->plane;
c751ce4f 4314 int refclk, num_connectors = 0;
652c393a 4315 intel_clock_t clock, reduced_clock;
eb1cbe48
DV		 4316 u32 dspcntr, pipeconf, vsyncshift;
4317 bool ok, has_reduced_clock = false, is_sdvo = false;
4318 bool is_lvds = false, is_tv = false, is_dp = false;
5eddb70b 4319 struct intel_encoder *encoder;
d4906093 4320 const intel_limit_t *limit;
5c3b82e2 4321 int ret;
79e53945 4322
6c2b7c12 4323 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4324 switch (encoder->type) {
79e53945
JB		 4325 case INTEL_OUTPUT_LVDS:
4326 is_lvds = true;
4327 break;
4328 case INTEL_OUTPUT_SDVO:
7d57382e 4329 case INTEL_OUTPUT_HDMI:
79e53945 4330 is_sdvo = true;
5eddb70b 4331 if (encoder->needs_tv_clock)
e2f0ba97 4332 is_tv = true;
79e53945 4333 break;
79e53945
JB		 4334 case INTEL_OUTPUT_TVOUT:
4335 is_tv = true;
4336 break;
a4fc5ed6
KP		 4337 case INTEL_OUTPUT_DISPLAYPORT:
4338 is_dp = true;
4339 break;
79e53945 4340 }
43565a06 4341
c751ce4f 4342 num_connectors++;
79e53945
JB		 4343 }
4344
c65d77d8 4345 refclk = i9xx_get_refclk(crtc, num_connectors);
79e53945 4346
d4906093
ML		 4347 /*
4348 * Returns a set of divisors for the desired target clock with the given
4349 * refclk, or FALSE. The returned values represent the clock equation:
4350 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4351 */
1b894b59 4352 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4353 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4354 &clock);
79e53945
JB		 4355 if (!ok) {
4356 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4357 return -EINVAL;
79e53945
JB		 4358 }
4359
cda4b7d3 4360 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4361 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4362
ddc9003c 4363 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4364 /*
4365 * Ensure we match the reduced clock's P to the target clock.
4366 * If the clocks don't match, we can't switch the display clock
4367 * by using the FP0/FP1. In such case we will disable the LVDS
4368 * downclock feature.
4369 */
ddc9003c 4370 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4371 dev_priv->lvds_downclock,
4372 refclk,
cec2f356 4373 &clock,
5eddb70b 4374 &reduced_clock);
7026d4ac
ZW		 4375 }
4376
c65d77d8
JB		 4377 if (is_sdvo && is_tv)
4378 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
7026d4ac 4379
a7516a05
JB		 4380 i9xx_update_pll_dividers(crtc, &clock, has_reduced_clock ?
4381 &reduced_clock : NULL);
79e53945 4382
eb1cbe48
DV		 4383 if (IS_GEN2(dev))
4384 i8xx_update_pll(crtc, adjusted_mode, &clock, num_connectors);
a0c4da24
JB		 4385 else if (IS_VALLEYVIEW(dev))
4386 vlv_update_pll(crtc, mode,adjusted_mode, &clock, NULL,
4387 refclk, num_connectors);
79e53945 4388 else
eb1cbe48
DV		 4389 i9xx_update_pll(crtc, mode, adjusted_mode, &clock,
4390 has_reduced_clock ? &reduced_clock : NULL,
4391 num_connectors);
79e53945
JB		 4392
4393 /* setup pipeconf */
5eddb70b 4394 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4395
4396 /* Set up the display plane register */
4397 dspcntr = DISPPLANE_GAMMA_ENABLE;
4398
929c77fb
EA		 4399 if (pipe == 0)
4400 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4401 else
4402 dspcntr |= DISPPLANE_SEL_PIPE_B;
79e53945 4403
a6c45cf0 4404 if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
79e53945
JB		 4405 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4406 * core speed.
4407 *
4408 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4409 * pipe == 0 check?
4410 */
e70236a8
JB		 4411 if (mode->clock >
4412 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5eddb70b 4413 pipeconf |= PIPECONF_DOUBLE_WIDE;
79e53945 4414 else
5eddb70b 4415 pipeconf &= ~PIPECONF_DOUBLE_WIDE;
79e53945
JB		 4416 }
4417
3b5c78a3
AJ		 4418 /* default to 8bpc */
4419 pipeconf &= ~(PIPECONF_BPP_MASK | PIPECONF_DITHER_EN);
4420 if (is_dp) {
4421 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
4422 pipeconf |= PIPECONF_BPP_6 |
4423 PIPECONF_DITHER_EN |
4424 PIPECONF_DITHER_TYPE_SP;
4425 }
4426 }
4427
28c97730 4428 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 4429 drm_mode_debug_printmodeline(mode);
4430
a7516a05
JB		 4431 if (HAS_PIPE_CXSR(dev)) {
4432 if (intel_crtc->lowfreq_avail) {
28c97730 4433 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a 4434 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
a7516a05 4435 } else {
28c97730 4436 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 4437 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
4438 }
4439 }
4440
617cf884 4441 pipeconf &= ~PIPECONF_INTERLACE_MASK;
dbb02575
DV		 4442 if (!IS_GEN2(dev) &&
4443 adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
734b4157
KH		 4444 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
4445 /* the chip adds 2 halflines automatically */
734b4157 4446 adjusted_mode->crtc_vtotal -= 1;
734b4157 4447 adjusted_mode->crtc_vblank_end -= 1;
0529a0d9
DV		 4448 vsyncshift = adjusted_mode->crtc_hsync_start
4449 - adjusted_mode->crtc_htotal/2;
4450 } else {
617cf884 4451 pipeconf |= PIPECONF_PROGRESSIVE;
0529a0d9
DV		 4452 vsyncshift = 0;
4453 }
4454
4455 if (!IS_GEN3(dev))
4456 I915_WRITE(VSYNCSHIFT(pipe), vsyncshift);
734b4157 4457
5eddb70b
CW		 4458 I915_WRITE(HTOTAL(pipe),
4459 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 4460 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 4461 I915_WRITE(HBLANK(pipe),
4462 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 4463 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 4464 I915_WRITE(HSYNC(pipe),
4465 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 4466 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 4467
4468 I915_WRITE(VTOTAL(pipe),
4469 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 4470 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 4471 I915_WRITE(VBLANK(pipe),
4472 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 4473 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 4474 I915_WRITE(VSYNC(pipe),
4475 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 4476 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b
CW		 4477
4478 /* pipesrc and dspsize control the size that is scaled from,
4479 * which should always be the user's requested size.
79e53945 4480 */
929c77fb
EA		 4481 I915_WRITE(DSPSIZE(plane),
4482 ((mode->vdisplay - 1) << 16) |
4483 (mode->hdisplay - 1));
4484 I915_WRITE(DSPPOS(plane), 0);
5eddb70b
CW		 4485 I915_WRITE(PIPESRC(pipe),
4486 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 4487
f564048e
EA		 4488 I915_WRITE(PIPECONF(pipe), pipeconf);
4489 POSTING_READ(PIPECONF(pipe));
929c77fb 4490 intel_enable_pipe(dev_priv, pipe, false);
f564048e
EA		 4491
4492 intel_wait_for_vblank(dev, pipe);
4493
f564048e
EA		 4494 I915_WRITE(DSPCNTR(plane), dspcntr);
4495 POSTING_READ(DSPCNTR(plane));
4496
94352cf9 4497 ret = intel_pipe_set_base(crtc, x, y, fb);
f564048e
EA		 4498
4499 intel_update_watermarks(dev);
4500
f564048e
EA		 4501 return ret;
4502}
4503
9fb526db
KP		 4504/*
4505 * Initialize reference clocks when the driver loads
4506 */
4507void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 4508{
4509 struct drm_i915_private *dev_priv = dev->dev_private;
4510 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 4511 struct intel_encoder *encoder;
13d83a67
JB		 4512 u32 temp;
4513 bool has_lvds = false;
199e5d79
KP		 4514 bool has_cpu_edp = false;
4515 bool has_pch_edp = false;
4516 bool has_panel = false;
99eb6a01
KP		 4517 bool has_ck505 = false;
4518 bool can_ssc = false;
13d83a67
JB		 4519
4520 /* We need to take the global config into account */
199e5d79
KP		 4521 list_for_each_entry(encoder, &mode_config->encoder_list,
4522 base.head) {
4523 switch (encoder->type) {
4524 case INTEL_OUTPUT_LVDS:
4525 has_panel = true;
4526 has_lvds = true;
4527 break;
4528 case INTEL_OUTPUT_EDP:
4529 has_panel = true;
4530 if (intel_encoder_is_pch_edp(&encoder->base))
4531 has_pch_edp = true;
4532 else
4533 has_cpu_edp = true;
4534 break;
13d83a67
JB		 4535 }
4536 }
4537
99eb6a01
KP		 4538 if (HAS_PCH_IBX(dev)) {
4539 has_ck505 = dev_priv->display_clock_mode;
4540 can_ssc = has_ck505;
4541 } else {
4542 has_ck505 = false;
4543 can_ssc = true;
4544 }
4545
4546 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
4547 has_panel, has_lvds, has_pch_edp, has_cpu_edp,
4548 has_ck505);
13d83a67
JB		 4549
4550 /* Ironlake: try to setup display ref clock before DPLL
4551 * enabling. This is only under driver's control after
4552 * PCH B stepping, previous chipset stepping should be
4553 * ignoring this setting.
4554 */
4555 temp = I915_READ(PCH_DREF_CONTROL);
4556 /* Always enable nonspread source */
4557 temp &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 4558
99eb6a01
KP		 4559 if (has_ck505)
4560 temp |= DREF_NONSPREAD_CK505_ENABLE;
4561 else
4562 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 4563
199e5d79
KP		 4564 if (has_panel) {
4565 temp &= ~DREF_SSC_SOURCE_MASK;
4566 temp |= DREF_SSC_SOURCE_ENABLE;
13d83a67 4567
199e5d79 4568 /* SSC must be turned on before enabling the CPU output */
99eb6a01 4569 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4570 DRM_DEBUG_KMS("Using SSC on panel\n");
13d83a67 4571 temp |= DREF_SSC1_ENABLE;
e77166b5
DV		 4572 } else
4573 temp &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 4574
4575 /* Get SSC going before enabling the outputs */
4576 I915_WRITE(PCH_DREF_CONTROL, temp);
4577 POSTING_READ(PCH_DREF_CONTROL);
4578 udelay(200);
4579
13d83a67
JB		 4580 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4581
4582 /* Enable CPU source on CPU attached eDP */
199e5d79 4583 if (has_cpu_edp) {
99eb6a01 4584 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4585 DRM_DEBUG_KMS("Using SSC on eDP\n");
13d83a67 4586 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 4587 }
13d83a67
JB		 4588 else
4589 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79
KP		 4590 } else
4591 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4592
4593 I915_WRITE(PCH_DREF_CONTROL, temp);
4594 POSTING_READ(PCH_DREF_CONTROL);
4595 udelay(200);
4596 } else {
4597 DRM_DEBUG_KMS("Disabling SSC entirely\n");
4598
4599 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4600
4601 /* Turn off CPU output */
4602 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4603
4604 I915_WRITE(PCH_DREF_CONTROL, temp);
4605 POSTING_READ(PCH_DREF_CONTROL);
4606 udelay(200);
4607
4608 /* Turn off the SSC source */
4609 temp &= ~DREF_SSC_SOURCE_MASK;
4610 temp |= DREF_SSC_SOURCE_DISABLE;
4611
4612 /* Turn off SSC1 */
4613 temp &= ~ DREF_SSC1_ENABLE;
4614
13d83a67
JB		 4615 I915_WRITE(PCH_DREF_CONTROL, temp);
4616 POSTING_READ(PCH_DREF_CONTROL);
4617 udelay(200);
4618 }
4619}
4620
d9d444cb
JB		 4621static int ironlake_get_refclk(struct drm_crtc *crtc)
4622{
4623 struct drm_device *dev = crtc->dev;
4624 struct drm_i915_private *dev_priv = dev->dev_private;
4625 struct intel_encoder *encoder;
d9d444cb
JB		 4626 struct intel_encoder *edp_encoder = NULL;
4627 int num_connectors = 0;
4628 bool is_lvds = false;
4629
6c2b7c12 4630 for_each_encoder_on_crtc(dev, crtc, encoder) {
d9d444cb
JB		 4631 switch (encoder->type) {
4632 case INTEL_OUTPUT_LVDS:
4633 is_lvds = true;
4634 break;
4635 case INTEL_OUTPUT_EDP:
4636 edp_encoder = encoder;
4637 break;
4638 }
4639 num_connectors++;
4640 }
4641
4642 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4643 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4644 dev_priv->lvds_ssc_freq);
4645 return dev_priv->lvds_ssc_freq * 1000;
4646 }
4647
4648 return 120000;
4649}
4650
f564048e
EA		 4651static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
4652 struct drm_display_mode *mode,
4653 struct drm_display_mode *adjusted_mode,
4654 int x, int y,
94352cf9 4655 struct drm_framebuffer *fb)
79e53945
JB		 4656{
4657 struct drm_device *dev = crtc->dev;
4658 struct drm_i915_private *dev_priv = dev->dev_private;
4659 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4660 int pipe = intel_crtc->pipe;
80824003 4661 int plane = intel_crtc->plane;
c751ce4f 4662 int refclk, num_connectors = 0;
652c393a 4663 intel_clock_t clock, reduced_clock;
5eddb70b 4664 u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf;
a07d6787 4665 bool ok, has_reduced_clock = false, is_sdvo = false;
a4fc5ed6 4666 bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
e3aef172 4667 struct intel_encoder *encoder, *edp_encoder = NULL;
d4906093 4668 const intel_limit_t *limit;
5c3b82e2 4669 int ret;
2c07245f 4670 struct fdi_m_n m_n = {0};
fae14981 4671 u32 temp;
5a354204
JB		 4672 int target_clock, pixel_multiplier, lane, link_bw, factor;
4673 unsigned int pipe_bpp;
4674 bool dither;
e3aef172 4675 bool is_cpu_edp = false, is_pch_edp = false;
79e53945 4676
6c2b7c12 4677 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4678 switch (encoder->type) {
79e53945
JB		 4679 case INTEL_OUTPUT_LVDS:
4680 is_lvds = true;
4681 break;
4682 case INTEL_OUTPUT_SDVO:
7d57382e 4683 case INTEL_OUTPUT_HDMI:
79e53945 4684 is_sdvo = true;
5eddb70b 4685 if (encoder->needs_tv_clock)
e2f0ba97 4686 is_tv = true;
79e53945 4687 break;
79e53945
JB		 4688 case INTEL_OUTPUT_TVOUT:
4689 is_tv = true;
4690 break;
4691 case INTEL_OUTPUT_ANALOG:
4692 is_crt = true;
4693 break;
a4fc5ed6
KP		 4694 case INTEL_OUTPUT_DISPLAYPORT:
4695 is_dp = true;
4696 break;
32f9d658 4697 case INTEL_OUTPUT_EDP:
e3aef172
JB		 4698 is_dp = true;
4699 if (intel_encoder_is_pch_edp(&encoder->base))
4700 is_pch_edp = true;
4701 else
4702 is_cpu_edp = true;
4703 edp_encoder = encoder;
32f9d658 4704 break;
79e53945 4705 }
43565a06 4706
c751ce4f 4707 num_connectors++;
79e53945
JB		 4708 }
4709
d9d444cb 4710 refclk = ironlake_get_refclk(crtc);
79e53945 4711
d4906093
ML		 4712 /*
4713 * Returns a set of divisors for the desired target clock with the given
4714 * refclk, or FALSE. The returned values represent the clock equation:
4715 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4716 */
1b894b59 4717 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4718 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4719 &clock);
79e53945
JB		 4720 if (!ok) {
4721 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4722 return -EINVAL;
79e53945
JB		 4723 }
4724
cda4b7d3 4725 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4726 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4727
ddc9003c 4728 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4729 /*
4730 * Ensure we match the reduced clock's P to the target clock.
4731 * If the clocks don't match, we can't switch the display clock
4732 * by using the FP0/FP1. In such case we will disable the LVDS
4733 * downclock feature.
4734 */
ddc9003c 4735 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4736 dev_priv->lvds_downclock,
4737 refclk,
cec2f356 4738 &clock,
5eddb70b 4739 &reduced_clock);
652c393a 4740 }
61e9653f
DV		 4741
4742 if (is_sdvo && is_tv)
4743 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
4744
7026d4ac 4745
2c07245f 4746 /* FDI link */
8febb297
EA		 4747 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4748 lane = 0;
4749 /* CPU eDP doesn't require FDI link, so just set DP M/N
4750 according to current link config */
e3aef172 4751 if (is_cpu_edp) {
e3aef172 4752 intel_edp_link_config(edp_encoder, &lane, &link_bw);
8febb297 4753 } else {
8febb297
EA		 4754 /* FDI is a binary signal running at ~2.7GHz, encoding
4755 * each output octet as 10 bits. The actual frequency
4756 * is stored as a divider into a 100MHz clock, and the
4757 * mode pixel clock is stored in units of 1KHz.
4758 * Hence the bw of each lane in terms of the mode signal
4759 * is:
4760 */
4761 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
4762 }
58a27471 4763
94bf2ced
DV		 4764 /* [e]DP over FDI requires target mode clock instead of link clock. */
4765 if (edp_encoder)
4766 target_clock = intel_edp_target_clock(edp_encoder, mode);
4767 else if (is_dp)
4768 target_clock = mode->clock;
4769 else
4770 target_clock = adjusted_mode->clock;
4771
8febb297
EA		 4772 /* determine panel color depth */
4773 temp = I915_READ(PIPECONF(pipe));
4774 temp &= ~PIPE_BPC_MASK;
94352cf9 4775 dither = intel_choose_pipe_bpp_dither(crtc, fb, &pipe_bpp, mode);
5a354204
JB		 4776 switch (pipe_bpp) {
4777 case 18:
4778 temp |= PIPE_6BPC;
8febb297 4779 break;
5a354204
JB		 4780 case 24:
4781 temp |= PIPE_8BPC;
8febb297 4782 break;
5a354204
JB		 4783 case 30:
4784 temp |= PIPE_10BPC;
8febb297 4785 break;
5a354204
JB		 4786 case 36:
4787 temp |= PIPE_12BPC;
8febb297
EA		 4788 break;
4789 default:
62ac41a6
JB		 4790 WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n",
4791 pipe_bpp);
5a354204
JB		 4792 temp |= PIPE_8BPC;
4793 pipe_bpp = 24;
4794 break;
8febb297 4795 }
77ffb597 4796
5a354204
JB		 4797 intel_crtc->bpp = pipe_bpp;
4798 I915_WRITE(PIPECONF(pipe), temp);
4799
8febb297
EA		 4800 if (!lane) {
4801 /*
4802 * Account for spread spectrum to avoid
4803 * oversubscribing the link. Max center spread
4804 * is 2.5%; use 5% for safety's sake.
4805 */
5a354204 4806 u32 bps = target_clock * intel_crtc->bpp * 21 / 20;
8febb297 4807 lane = bps / (link_bw * 8) + 1;
5eb08b69 4808 }
2c07245f 4809
8febb297
EA		 4810 intel_crtc->fdi_lanes = lane;
4811
4812 if (pixel_multiplier > 1)
4813 link_bw *= pixel_multiplier;
5a354204
JB		 4814 ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw,
4815 &m_n);
8febb297 4816
a07d6787
EA		 4817 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
4818 if (has_reduced_clock)
4819 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
4820 reduced_clock.m2;
79e53945 4821
c1858123 4822 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 4823 factor = 21;
4824 if (is_lvds) {
4825 if ((intel_panel_use_ssc(dev_priv) &&
4826 dev_priv->lvds_ssc_freq == 100) ||
4827 (I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP)
4828 factor = 25;
4829 } else if (is_sdvo && is_tv)
4830 factor = 20;
c1858123 4831
cb0e0931 4832 if (clock.m < factor * clock.n)
8febb297 4833 fp |= FP_CB_TUNE;
2c07245f 4834
5eddb70b 4835 dpll = 0;
2c07245f 4836
a07d6787
EA		 4837 if (is_lvds)
4838 dpll |= DPLLB_MODE_LVDS;
4839 else
4840 dpll |= DPLLB_MODE_DAC_SERIAL;
4841 if (is_sdvo) {
4842 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4843 if (pixel_multiplier > 1) {
4844 dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
79e53945 4845 }
a07d6787
EA		 4846 dpll |= DPLL_DVO_HIGH_SPEED;
4847 }
e3aef172 4848 if (is_dp && !is_cpu_edp)
a07d6787 4849 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 4850
a07d6787
EA		 4851 /* compute bitmask from p1 value */
4852 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4853 /* also FPA1 */
4854 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4855
4856 switch (clock.p2) {
4857 case 5:
4858 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4859 break;
4860 case 7:
4861 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4862 break;
4863 case 10:
4864 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4865 break;
4866 case 14:
4867 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4868 break;
79e53945
JB		 4869 }
4870
43565a06
KH		 4871 if (is_sdvo && is_tv)
4872 dpll |= PLL_REF_INPUT_TVCLKINBC;
4873 else if (is_tv)
79e53945 4874 /* XXX: just matching BIOS for now */
43565a06 4875 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 4876 dpll |= 3;
a7615030 4877 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 4878 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 4879 else
4880 dpll |= PLL_REF_INPUT_DREFCLK;
4881
4882 /* setup pipeconf */
5eddb70b 4883 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4884
4885 /* Set up the display plane register */
4886 dspcntr = DISPPLANE_GAMMA_ENABLE;
4887
f7cb34d4 4888 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
79e53945
JB		 4889 drm_mode_debug_printmodeline(mode);
4890
9d82aa17
ED		 4891 /* CPU eDP is the only output that doesn't need a PCH PLL of its own on
4892 * pre-Haswell/LPT generation */
4893 if (HAS_PCH_LPT(dev)) {
4894 DRM_DEBUG_KMS("LPT detected: no PLL for pipe %d necessary\n",
4895 pipe);
4896 } else if (!is_cpu_edp) {
ee7b9f93 4897 struct intel_pch_pll *pll;
4b645f14 4898
ee7b9f93
JB		 4899 pll = intel_get_pch_pll(intel_crtc, dpll, fp);
4900 if (pll == NULL) {
4901 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
4902 pipe);
4b645f14
JB		 4903 return -EINVAL;
4904 }
ee7b9f93
JB		 4905 } else
4906 intel_put_pch_pll(intel_crtc);
79e53945
JB		 4907
4908 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4909 * This is an exception to the general rule that mode_set doesn't turn
4910 * things on.
4911 */
4912 if (is_lvds) {
fae14981 4913 temp = I915_READ(PCH_LVDS);
5eddb70b 4914 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
7885d205
JB		 4915 if (HAS_PCH_CPT(dev)) {
4916 temp &= ~PORT_TRANS_SEL_MASK;
4b645f14 4917 temp |= PORT_TRANS_SEL_CPT(pipe);
7885d205
JB		 4918 } else {
4919 if (pipe == 1)
4920 temp |= LVDS_PIPEB_SELECT;
4921 else
4922 temp &= ~LVDS_PIPEB_SELECT;
4923 }
4b645f14 4924
a3e17eb8 4925 /* set the corresponsding LVDS_BORDER bit */
5eddb70b 4926 temp |= dev_priv->lvds_border_bits;
79e53945
JB		 4927 /* Set the B0-B3 data pairs corresponding to whether we're going to
4928 * set the DPLLs for dual-channel mode or not.
4929 */
4930 if (clock.p2 == 7)
5eddb70b 4931 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
79e53945 4932 else
5eddb70b 4933 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
79e53945
JB		 4934
4935 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4936 * appropriately here, but we need to look more thoroughly into how
4937 * panels behave in the two modes.
4938 */
284d5df5 4939 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
aa9b500d 4940 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
284d5df5 4941 temp |= LVDS_HSYNC_POLARITY;
aa9b500d 4942 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
284d5df5 4943 temp |= LVDS_VSYNC_POLARITY;
fae14981 4944 I915_WRITE(PCH_LVDS, temp);
79e53945 4945 }
434ed097 4946
8febb297
EA		 4947 pipeconf &= ~PIPECONF_DITHER_EN;
4948 pipeconf &= ~PIPECONF_DITHER_TYPE_MASK;
5a354204 4949 if ((is_lvds && dev_priv->lvds_dither) || dither) {
8febb297 4950 pipeconf |= PIPECONF_DITHER_EN;
f74974c7 4951 pipeconf |= PIPECONF_DITHER_TYPE_SP;
434ed097 4952 }
e3aef172 4953 if (is_dp && !is_cpu_edp) {
a4fc5ed6 4954 intel_dp_set_m_n(crtc, mode, adjusted_mode);
8febb297 4955 } else {
8db9d77b 4956 /* For non-DP output, clear any trans DP clock recovery setting.*/
9db4a9c7
JB		 4957 I915_WRITE(TRANSDATA_M1(pipe), 0);
4958 I915_WRITE(TRANSDATA_N1(pipe), 0);
4959 I915_WRITE(TRANSDPLINK_M1(pipe), 0);
4960 I915_WRITE(TRANSDPLINK_N1(pipe), 0);
8db9d77b 4961 }
79e53945 4962
ee7b9f93
JB		 4963 if (intel_crtc->pch_pll) {
4964 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
5eddb70b 4965
32f9d658 4966 /* Wait for the clocks to stabilize. */
ee7b9f93 4967 POSTING_READ(intel_crtc->pch_pll->pll_reg);
32f9d658
ZW		 4968 udelay(150);
4969
8febb297
EA		 4970 /* The pixel multiplier can only be updated once the
4971 * DPLL is enabled and the clocks are stable.
4972 *
4973 * So write it again.
4974 */
ee7b9f93 4975 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
79e53945 4976 }
79e53945 4977
5eddb70b 4978 intel_crtc->lowfreq_avail = false;
ee7b9f93 4979 if (intel_crtc->pch_pll) {
4b645f14 4980 if (is_lvds && has_reduced_clock && i915_powersave) {
ee7b9f93 4981 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2);
4b645f14 4982 intel_crtc->lowfreq_avail = true;
4b645f14 4983 } else {
ee7b9f93 4984 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp);
652c393a
JB		 4985 }
4986 }
4987
617cf884 4988 pipeconf &= ~PIPECONF_INTERLACE_MASK;
734b4157 4989 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5def474e 4990 pipeconf |= PIPECONF_INTERLACED_ILK;
734b4157 4991 /* the chip adds 2 halflines automatically */
734b4157 4992 adjusted_mode->crtc_vtotal -= 1;
734b4157 4993 adjusted_mode->crtc_vblank_end -= 1;
0529a0d9
DV		 4994 I915_WRITE(VSYNCSHIFT(pipe),
4995 adjusted_mode->crtc_hsync_start
4996 - adjusted_mode->crtc_htotal/2);
4997 } else {
617cf884 4998 pipeconf |= PIPECONF_PROGRESSIVE;
0529a0d9
DV		 4999 I915_WRITE(VSYNCSHIFT(pipe), 0);
5000 }
734b4157 5001
5eddb70b
CW		 5002 I915_WRITE(HTOTAL(pipe),
5003 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 5004 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 5005 I915_WRITE(HBLANK(pipe),
5006 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 5007 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 5008 I915_WRITE(HSYNC(pipe),
5009 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 5010 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 5011
5012 I915_WRITE(VTOTAL(pipe),
5013 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 5014 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 5015 I915_WRITE(VBLANK(pipe),
5016 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 5017 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 5018 I915_WRITE(VSYNC(pipe),
5019 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 5020 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b 5021
8febb297
EA		 5022 /* pipesrc controls the size that is scaled from, which should
5023 * always be the user's requested size.
79e53945 5024 */
5eddb70b
CW		 5025 I915_WRITE(PIPESRC(pipe),
5026 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 5027
8febb297
EA		 5028 I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
5029 I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
5030 I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
5031 I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
2c07245f 5032
e3aef172 5033 if (is_cpu_edp)
8febb297 5034 ironlake_set_pll_edp(crtc, adjusted_mode->clock);
2c07245f 5035
5eddb70b
CW		 5036 I915_WRITE(PIPECONF(pipe), pipeconf);
5037 POSTING_READ(PIPECONF(pipe));
79e53945 5038
9d0498a2 5039 intel_wait_for_vblank(dev, pipe);
79e53945 5040
5eddb70b 5041 I915_WRITE(DSPCNTR(plane), dspcntr);
b24e7179 5042 POSTING_READ(DSPCNTR(plane));
79e53945 5043
94352cf9 5044 ret = intel_pipe_set_base(crtc, x, y, fb);
7662c8bd
SL		 5045
5046 intel_update_watermarks(dev);
5047
1f8eeabf
ED		 5048 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
5049
1f803ee5 5050 return ret;
79e53945
JB		 5051}
5052
f564048e
EA		 5053static int intel_crtc_mode_set(struct drm_crtc *crtc,
5054 struct drm_display_mode *mode,
5055 struct drm_display_mode *adjusted_mode,
5056 int x, int y,
94352cf9 5057 struct drm_framebuffer *fb)
f564048e
EA		 5058{
5059 struct drm_device *dev = crtc->dev;
5060 struct drm_i915_private *dev_priv = dev->dev_private;
0b701d27
EA		 5061 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5062 int pipe = intel_crtc->pipe;
f564048e
EA		 5063 int ret;
5064
0b701d27 5065 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 5066
f564048e 5067 ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
94352cf9 5068 x, y, fb);
79e53945 5069 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 5070
1f803ee5 5071 return ret;
79e53945
JB		 5072}
5073
3a9627f4
WF		 5074static bool intel_eld_uptodate(struct drm_connector *connector,
5075 int reg_eldv, uint32_t bits_eldv,
5076 int reg_elda, uint32_t bits_elda,
5077 int reg_edid)
5078{
5079 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5080 uint8_t *eld = connector->eld;
5081 uint32_t i;
5082
5083 i = I915_READ(reg_eldv);
5084 i &= bits_eldv;
5085
5086 if (!eld[0])
5087 return !i;
5088
5089 if (!i)
5090 return false;
5091
5092 i = I915_READ(reg_elda);
5093 i &= ~bits_elda;
5094 I915_WRITE(reg_elda, i);
5095
5096 for (i = 0; i < eld[2]; i++)
5097 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
5098 return false;
5099
5100 return true;
5101}
5102
e0dac65e
WF		 5103static void g4x_write_eld(struct drm_connector *connector,
5104 struct drm_crtc *crtc)
5105{
5106 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5107 uint8_t *eld = connector->eld;
5108 uint32_t eldv;
5109 uint32_t len;
5110 uint32_t i;
5111
5112 i = I915_READ(G4X_AUD_VID_DID);
5113
5114 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
5115 eldv = G4X_ELDV_DEVCL_DEVBLC;
5116 else
5117 eldv = G4X_ELDV_DEVCTG;
5118
3a9627f4
WF		 5119 if (intel_eld_uptodate(connector,
5120 G4X_AUD_CNTL_ST, eldv,
5121 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
5122 G4X_HDMIW_HDMIEDID))
5123 return;
5124
e0dac65e
WF		 5125 i = I915_READ(G4X_AUD_CNTL_ST);
5126 i &= ~(eldv | G4X_ELD_ADDR);
5127 len = (i >> 9) & 0x1f; /* ELD buffer size */
5128 I915_WRITE(G4X_AUD_CNTL_ST, i);
5129
5130 if (!eld[0])
5131 return;
5132
5133 len = min_t(uint8_t, eld[2], len);
5134 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5135 for (i = 0; i < len; i++)
5136 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5137
5138 i = I915_READ(G4X_AUD_CNTL_ST);
5139 i |= eldv;
5140 I915_WRITE(G4X_AUD_CNTL_ST, i);
5141}
5142
83358c85
WX		 5143static void haswell_write_eld(struct drm_connector *connector,
5144 struct drm_crtc *crtc)
5145{
5146 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5147 uint8_t *eld = connector->eld;
5148 struct drm_device *dev = crtc->dev;
5149 uint32_t eldv;
5150 uint32_t i;
5151 int len;
5152 int pipe = to_intel_crtc(crtc)->pipe;
5153 int tmp;
5154
5155 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
5156 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
5157 int aud_config = HSW_AUD_CFG(pipe);
5158 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
5159
5160
5161 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
5162
5163 /* Audio output enable */
5164 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
5165 tmp = I915_READ(aud_cntrl_st2);
5166 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
5167 I915_WRITE(aud_cntrl_st2, tmp);
5168
5169 /* Wait for 1 vertical blank */
5170 intel_wait_for_vblank(dev, pipe);
5171
5172 /* Set ELD valid state */
5173 tmp = I915_READ(aud_cntrl_st2);
5174 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp);
5175 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
5176 I915_WRITE(aud_cntrl_st2, tmp);
5177 tmp = I915_READ(aud_cntrl_st2);
5178 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp);
5179
5180 /* Enable HDMI mode */
5181 tmp = I915_READ(aud_config);
5182 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp);
5183 /* clear N_programing_enable and N_value_index */
5184 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
5185 I915_WRITE(aud_config, tmp);
5186
5187 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
5188
5189 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
5190
5191 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5192 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5193 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5194 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5195 } else
5196 I915_WRITE(aud_config, 0);
5197
5198 if (intel_eld_uptodate(connector,
5199 aud_cntrl_st2, eldv,
5200 aud_cntl_st, IBX_ELD_ADDRESS,
5201 hdmiw_hdmiedid))
5202 return;
5203
5204 i = I915_READ(aud_cntrl_st2);
5205 i &= ~eldv;
5206 I915_WRITE(aud_cntrl_st2, i);
5207
5208 if (!eld[0])
5209 return;
5210
5211 i = I915_READ(aud_cntl_st);
5212 i &= ~IBX_ELD_ADDRESS;
5213 I915_WRITE(aud_cntl_st, i);
5214 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
5215 DRM_DEBUG_DRIVER("port num:%d\n", i);
5216
5217 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5218 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5219 for (i = 0; i < len; i++)
5220 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5221
5222 i = I915_READ(aud_cntrl_st2);
5223 i |= eldv;
5224 I915_WRITE(aud_cntrl_st2, i);
5225
5226}
5227
e0dac65e
WF		 5228static void ironlake_write_eld(struct drm_connector *connector,
5229 struct drm_crtc *crtc)
5230{
5231 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5232 uint8_t *eld = connector->eld;
5233 uint32_t eldv;
5234 uint32_t i;
5235 int len;
5236 int hdmiw_hdmiedid;
b6daa025 5237 int aud_config;
e0dac65e
WF		 5238 int aud_cntl_st;
5239 int aud_cntrl_st2;
9b138a83 5240 int pipe = to_intel_crtc(crtc)->pipe;
e0dac65e 5241
b3f33cbf 5242 if (HAS_PCH_IBX(connector->dev)) {
9b138a83
WX		 5243 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
5244 aud_config = IBX_AUD_CFG(pipe);
5245 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
1202b4c6 5246 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
e0dac65e 5247 } else {
9b138a83
WX		 5248 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
5249 aud_config = CPT_AUD_CFG(pipe);
5250 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
1202b4c6 5251 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
e0dac65e
WF		 5252 }
5253
9b138a83 5254 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
e0dac65e
WF		 5255
5256 i = I915_READ(aud_cntl_st);
9b138a83 5257 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
e0dac65e
WF		 5258 if (!i) {
5259 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5260 /* operate blindly on all ports */
1202b4c6
WF		 5261 eldv = IBX_ELD_VALIDB;
5262 eldv |= IBX_ELD_VALIDB << 4;
5263 eldv |= IBX_ELD_VALIDB << 8;
e0dac65e
WF		 5264 } else {
5265 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
1202b4c6 5266 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
e0dac65e
WF		 5267 }
5268
3a9627f4
WF		 5269 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5270 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5271 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
b6daa025
WF		 5272 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5273 } else
5274 I915_WRITE(aud_config, 0);
e0dac65e 5275
3a9627f4
WF		 5276 if (intel_eld_uptodate(connector,
5277 aud_cntrl_st2, eldv,
5278 aud_cntl_st, IBX_ELD_ADDRESS,
5279 hdmiw_hdmiedid))
5280 return;
5281
e0dac65e
WF		 5282 i = I915_READ(aud_cntrl_st2);
5283 i &= ~eldv;
5284 I915_WRITE(aud_cntrl_st2, i);
5285
5286 if (!eld[0])
5287 return;
5288
e0dac65e 5289 i = I915_READ(aud_cntl_st);
1202b4c6 5290 i &= ~IBX_ELD_ADDRESS;
e0dac65e
WF		 5291 I915_WRITE(aud_cntl_st, i);
5292
5293 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5294 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5295 for (i = 0; i < len; i++)
5296 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5297
5298 i = I915_READ(aud_cntrl_st2);
5299 i |= eldv;
5300 I915_WRITE(aud_cntrl_st2, i);
5301}
5302
5303void intel_write_eld(struct drm_encoder *encoder,
5304 struct drm_display_mode *mode)
5305{
5306 struct drm_crtc *crtc = encoder->crtc;
5307 struct drm_connector *connector;
5308 struct drm_device *dev = encoder->dev;
5309 struct drm_i915_private *dev_priv = dev->dev_private;
5310
5311 connector = drm_select_eld(encoder, mode);
5312 if (!connector)
5313 return;
5314
5315 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5316 connector->base.id,
5317 drm_get_connector_name(connector),
5318 connector->encoder->base.id,
5319 drm_get_encoder_name(connector->encoder));
5320
5321 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
5322
5323 if (dev_priv->display.write_eld)
5324 dev_priv->display.write_eld(connector, crtc);
5325}
5326
79e53945
JB		 5327/** Loads the palette/gamma unit for the CRTC with the prepared values */
5328void intel_crtc_load_lut(struct drm_crtc *crtc)
5329{
5330 struct drm_device *dev = crtc->dev;
5331 struct drm_i915_private *dev_priv = dev->dev_private;
5332 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9db4a9c7 5333 int palreg = PALETTE(intel_crtc->pipe);
79e53945
JB		 5334 int i;
5335
5336 /* The clocks have to be on to load the palette. */
aed3f09d 5337 if (!crtc->enabled || !intel_crtc->active)
79e53945
JB		 5338 return;
5339
f2b115e6 5340 /* use legacy palette for Ironlake */
bad720ff 5341 if (HAS_PCH_SPLIT(dev))
9db4a9c7 5342 palreg = LGC_PALETTE(intel_crtc->pipe);
2c07245f 5343
79e53945
JB		 5344 for (i = 0; i < 256; i++) {
5345 I915_WRITE(palreg + 4 * i,
5346 (intel_crtc->lut_r[i] << 16) |
5347 (intel_crtc->lut_g[i] << 8) |
5348 intel_crtc->lut_b[i]);
5349 }
5350}
5351
560b85bb
CW		 5352static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
5353{
5354 struct drm_device *dev = crtc->dev;
5355 struct drm_i915_private *dev_priv = dev->dev_private;
5356 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5357 bool visible = base != 0;
5358 u32 cntl;
5359
5360 if (intel_crtc->cursor_visible == visible)
5361 return;
5362
9db4a9c7 5363 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 5364 if (visible) {
5365 /* On these chipsets we can only modify the base whilst
5366 * the cursor is disabled.
5367 */
9db4a9c7 5368 I915_WRITE(_CURABASE, base);
560b85bb
CW		 5369
5370 cntl &= ~(CURSOR_FORMAT_MASK);
5371 /* XXX width must be 64, stride 256 => 0x00 << 28 */
5372 cntl |= CURSOR_ENABLE |
5373 CURSOR_GAMMA_ENABLE |
5374 CURSOR_FORMAT_ARGB;
5375 } else
5376 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 5377 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 5378
5379 intel_crtc->cursor_visible = visible;
5380}
5381
5382static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
5383{
5384 struct drm_device *dev = crtc->dev;
5385 struct drm_i915_private *dev_priv = dev->dev_private;
5386 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5387 int pipe = intel_crtc->pipe;
5388 bool visible = base != 0;
5389
5390 if (intel_crtc->cursor_visible != visible) {
548f245b 5391 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 5392 if (base) {
5393 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
5394 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5395 cntl |= pipe << 28; /* Connect to correct pipe */
5396 } else {
5397 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5398 cntl |= CURSOR_MODE_DISABLE;
5399 }
9db4a9c7 5400 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 5401
5402 intel_crtc->cursor_visible = visible;
5403 }
5404 /* and commit changes on next vblank */
9db4a9c7 5405 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 5406}
5407
65a21cd6
JB		 5408static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
5409{
5410 struct drm_device *dev = crtc->dev;
5411 struct drm_i915_private *dev_priv = dev->dev_private;
5412 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5413 int pipe = intel_crtc->pipe;
5414 bool visible = base != 0;
5415
5416 if (intel_crtc->cursor_visible != visible) {
5417 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
5418 if (base) {
5419 cntl &= ~CURSOR_MODE;
5420 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5421 } else {
5422 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5423 cntl |= CURSOR_MODE_DISABLE;
5424 }
5425 I915_WRITE(CURCNTR_IVB(pipe), cntl);
5426
5427 intel_crtc->cursor_visible = visible;
5428 }
5429 /* and commit changes on next vblank */
5430 I915_WRITE(CURBASE_IVB(pipe), base);
5431}
5432
cda4b7d3 5433/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 5434static void intel_crtc_update_cursor(struct drm_crtc *crtc,
5435 bool on)
cda4b7d3
CW		 5436{
5437 struct drm_device *dev = crtc->dev;
5438 struct drm_i915_private *dev_priv = dev->dev_private;
5439 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5440 int pipe = intel_crtc->pipe;
5441 int x = intel_crtc->cursor_x;
5442 int y = intel_crtc->cursor_y;
560b85bb 5443 u32 base, pos;
cda4b7d3
CW		 5444 bool visible;
5445
5446 pos = 0;
5447
6b383a7f 5448 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 5449 base = intel_crtc->cursor_addr;
5450 if (x > (int) crtc->fb->width)
5451 base = 0;
5452
5453 if (y > (int) crtc->fb->height)
5454 base = 0;
5455 } else
5456 base = 0;
5457
5458 if (x < 0) {
5459 if (x + intel_crtc->cursor_width < 0)
5460 base = 0;
5461
5462 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
5463 x = -x;
5464 }
5465 pos |= x << CURSOR_X_SHIFT;
5466
5467 if (y < 0) {
5468 if (y + intel_crtc->cursor_height < 0)
5469 base = 0;
5470
5471 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
5472 y = -y;
5473 }
5474 pos |= y << CURSOR_Y_SHIFT;
5475
5476 visible = base != 0;
560b85bb 5477 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 5478 return;
5479
0cd83aa9 5480 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
65a21cd6
JB		 5481 I915_WRITE(CURPOS_IVB(pipe), pos);
5482 ivb_update_cursor(crtc, base);
5483 } else {
5484 I915_WRITE(CURPOS(pipe), pos);
5485 if (IS_845G(dev) || IS_I865G(dev))
5486 i845_update_cursor(crtc, base);
5487 else
5488 i9xx_update_cursor(crtc, base);
5489 }
cda4b7d3
CW		 5490}
5491
79e53945 5492static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 5493 struct drm_file *file,
79e53945
JB		 5494 uint32_t handle,
5495 uint32_t width, uint32_t height)
5496{
5497 struct drm_device *dev = crtc->dev;
5498 struct drm_i915_private *dev_priv = dev->dev_private;
5499 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 5500 struct drm_i915_gem_object *obj;
cda4b7d3 5501 uint32_t addr;
3f8bc370 5502 int ret;
79e53945 5503
79e53945
JB		 5504 /* if we want to turn off the cursor ignore width and height */
5505 if (!handle) {
28c97730 5506 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 5507 addr = 0;
05394f39 5508 obj = NULL;
5004417d 5509 mutex_lock(&dev->struct_mutex);
3f8bc370 5510 goto finish;
79e53945
JB		 5511 }
5512
5513 /* Currently we only support 64x64 cursors */
5514 if (width != 64 || height != 64) {
5515 DRM_ERROR("we currently only support 64x64 cursors\n");
5516 return -EINVAL;
5517 }
5518
05394f39 5519 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 5520 if (&obj->base == NULL)
79e53945
JB		 5521 return -ENOENT;
5522
05394f39 5523 if (obj->base.size < width * height * 4) {
79e53945 5524 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 5525 ret = -ENOMEM;
5526 goto fail;
79e53945
JB		 5527 }
5528
71acb5eb 5529 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 5530 mutex_lock(&dev->struct_mutex);
b295d1b6 5531 if (!dev_priv->info->cursor_needs_physical) {
d9e86c0e
CW		 5532 if (obj->tiling_mode) {
5533 DRM_ERROR("cursor cannot be tiled\n");
5534 ret = -EINVAL;
5535 goto fail_locked;
5536 }
5537
2da3b9b9 5538 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
e7b526bb
CW		 5539 if (ret) {
5540 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 5541 goto fail_locked;
e7b526bb
CW		 5542 }
5543
d9e86c0e
CW		 5544 ret = i915_gem_object_put_fence(obj);
5545 if (ret) {
2da3b9b9 5546 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 5547 goto fail_unpin;
5548 }
5549
05394f39 5550 addr = obj->gtt_offset;
71acb5eb 5551 } else {
6eeefaf3 5552 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 5553 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 5554 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
5555 align);
71acb5eb
DA		 5556 if (ret) {
5557 DRM_ERROR("failed to attach phys object\n");
7f9872e0 5558 goto fail_locked;
71acb5eb 5559 }
05394f39 5560 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 5561 }
5562
a6c45cf0 5563 if (IS_GEN2(dev))
14b60391
JB		 5564 I915_WRITE(CURSIZE, (height << 12) | width);
5565
3f8bc370 5566 finish:
3f8bc370 5567 if (intel_crtc->cursor_bo) {
b295d1b6 5568 if (dev_priv->info->cursor_needs_physical) {
05394f39 5569 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 5570 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
5571 } else
5572 i915_gem_object_unpin(intel_crtc->cursor_bo);
05394f39 5573 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 5574 }
80824003 5575
7f9872e0 5576 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 5577
5578 intel_crtc->cursor_addr = addr;
05394f39 5579 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 5580 intel_crtc->cursor_width = width;
5581 intel_crtc->cursor_height = height;
5582
6b383a7f 5583 intel_crtc_update_cursor(crtc, true);
3f8bc370 5584
79e53945 5585 return 0;
e7b526bb 5586fail_unpin:
05394f39 5587 i915_gem_object_unpin(obj);
7f9872e0 5588fail_locked:
34b8686e 5589 mutex_unlock(&dev->struct_mutex);
bc9025bd 5590fail:
05394f39 5591 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 5592 return ret;
79e53945
JB		 5593}
5594
5595static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
5596{
79e53945 5597 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 5598
cda4b7d3
CW		 5599 intel_crtc->cursor_x = x;
5600 intel_crtc->cursor_y = y;
652c393a 5601
6b383a7f 5602 intel_crtc_update_cursor(crtc, true);
79e53945
JB		 5603
5604 return 0;
5605}
5606
5607/** Sets the color ramps on behalf of RandR */
5608void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
5609 u16 blue, int regno)
5610{
5611 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5612
5613 intel_crtc->lut_r[regno] = red >> 8;
5614 intel_crtc->lut_g[regno] = green >> 8;
5615 intel_crtc->lut_b[regno] = blue >> 8;
5616}
5617
b8c00ac5
DA		 5618void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
5619 u16 *blue, int regno)
5620{
5621 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5622
5623 *red = intel_crtc->lut_r[regno] << 8;
5624 *green = intel_crtc->lut_g[regno] << 8;
5625 *blue = intel_crtc->lut_b[regno] << 8;
5626}
5627
79e53945 5628static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 5629 u16 *blue, uint32_t start, uint32_t size)
79e53945 5630{
7203425a 5631 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 5632 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 5633
7203425a 5634 for (i = start; i < end; i++) {
79e53945
JB		 5635 intel_crtc->lut_r[i] = red[i] >> 8;
5636 intel_crtc->lut_g[i] = green[i] >> 8;
5637 intel_crtc->lut_b[i] = blue[i] >> 8;
5638 }
5639
5640 intel_crtc_load_lut(crtc);
5641}
5642
5643/**
5644 * Get a pipe with a simple mode set on it for doing load-based monitor
5645 * detection.
5646 *
5647 * It will be up to the load-detect code to adjust the pipe as appropriate for
c751ce4f 5648 * its requirements. The pipe will be connected to no other encoders.
79e53945 5649 *
c751ce4f 5650 * Currently this code will only succeed if there is a pipe with no encoders
79e53945
JB		 5651 * configured for it. In the future, it could choose to temporarily disable
5652 * some outputs to free up a pipe for its use.
5653 *
5654 * \return crtc, or NULL if no pipes are available.
5655 */
5656
5657/* VESA 640x480x72Hz mode to set on the pipe */
5658static struct drm_display_mode load_detect_mode = {
5659 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
5660 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
5661};
5662
d2dff872
CW		 5663static struct drm_framebuffer *
5664intel_framebuffer_create(struct drm_device *dev,
308e5bcb 5665 struct drm_mode_fb_cmd2 *mode_cmd,
d2dff872
CW		 5666 struct drm_i915_gem_object *obj)
5667{
5668 struct intel_framebuffer *intel_fb;
5669 int ret;
5670
5671 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
5672 if (!intel_fb) {
5673 drm_gem_object_unreference_unlocked(&obj->base);
5674 return ERR_PTR(-ENOMEM);
5675 }
5676
5677 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
5678 if (ret) {
5679 drm_gem_object_unreference_unlocked(&obj->base);
5680 kfree(intel_fb);
5681 return ERR_PTR(ret);
5682 }
5683
5684 return &intel_fb->base;
5685}
5686
5687static u32
5688intel_framebuffer_pitch_for_width(int width, int bpp)
5689{
5690 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
5691 return ALIGN(pitch, 64);
5692}
5693
5694static u32
5695intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
5696{
5697 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
5698 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
5699}
5700
5701static struct drm_framebuffer *
5702intel_framebuffer_create_for_mode(struct drm_device *dev,
5703 struct drm_display_mode *mode,
5704 int depth, int bpp)
5705{
5706 struct drm_i915_gem_object *obj;
308e5bcb 5707 struct drm_mode_fb_cmd2 mode_cmd;
d2dff872
CW		 5708
5709 obj = i915_gem_alloc_object(dev,
5710 intel_framebuffer_size_for_mode(mode, bpp));
5711 if (obj == NULL)
5712 return ERR_PTR(-ENOMEM);
5713
5714 mode_cmd.width = mode->hdisplay;
5715 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 5716 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
5717 bpp);
5ca0c34a 5718 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 5719
5720 return intel_framebuffer_create(dev, &mode_cmd, obj);
5721}
5722
5723static struct drm_framebuffer *
5724mode_fits_in_fbdev(struct drm_device *dev,
5725 struct drm_display_mode *mode)
5726{
5727 struct drm_i915_private *dev_priv = dev->dev_private;
5728 struct drm_i915_gem_object *obj;
5729 struct drm_framebuffer *fb;
5730
5731 if (dev_priv->fbdev == NULL)
5732 return NULL;
5733
5734 obj = dev_priv->fbdev->ifb.obj;
5735 if (obj == NULL)
5736 return NULL;
5737
5738 fb = &dev_priv->fbdev->ifb.base;
01f2c773
VS		 5739 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
5740 fb->bits_per_pixel))
d2dff872
CW		 5741 return NULL;
5742
01f2c773 5743 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 5744 return NULL;
5745
5746 return fb;
5747}
5748
d2434ab7 5749bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 5750 struct drm_display_mode *mode,
8261b191 5751 struct intel_load_detect_pipe *old)
79e53945
JB		 5752{
5753 struct intel_crtc *intel_crtc;
d2434ab7
DV		 5754 struct intel_encoder *intel_encoder =
5755 intel_attached_encoder(connector);
79e53945 5756 struct drm_crtc *possible_crtc;
4ef69c7a 5757 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 5758 struct drm_crtc *crtc = NULL;
5759 struct drm_device *dev = encoder->dev;
94352cf9 5760 struct drm_framebuffer *fb;
79e53945
JB		 5761 int i = -1;
5762
d2dff872
CW		 5763 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5764 connector->base.id, drm_get_connector_name(connector),
5765 encoder->base.id, drm_get_encoder_name(encoder));
5766
79e53945
JB		 5767 /*
5768 * Algorithm gets a little messy:
7a5e4805 5769 *
79e53945
JB		 5770 * - if the connector already has an assigned crtc, use it (but make
5771 * sure it's on first)
7a5e4805 5772 *
79e53945
JB		 5773 * - try to find the first unused crtc that can drive this connector,
5774 * and use that if we find one
79e53945
JB		 5775 */
5776
5777 /* See if we already have a CRTC for this connector */
5778 if (encoder->crtc) {
5779 crtc = encoder->crtc;
8261b191 5780
24218aac 5781 old->dpms_mode = connector->dpms;
8261b191
CW		 5782 old->load_detect_temp = false;
5783
5784 /* Make sure the crtc and connector are running */
24218aac
DV		 5785 if (connector->dpms != DRM_MODE_DPMS_ON)
5786 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 5787
7173188d 5788 return true;
79e53945
JB		 5789 }
5790
5791 /* Find an unused one (if possible) */
5792 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
5793 i++;
5794 if (!(encoder->possible_crtcs & (1 << i)))
5795 continue;
5796 if (!possible_crtc->enabled) {
5797 crtc = possible_crtc;
5798 break;
5799 }
79e53945
JB		 5800 }
5801
5802 /*
5803 * If we didn't find an unused CRTC, don't use any.
5804 */
5805 if (!crtc) {
7173188d
CW		 5806 DRM_DEBUG_KMS("no pipe available for load-detect\n");
5807 return false;
79e53945
JB		 5808 }
5809
fc303101
DV		 5810 intel_encoder->new_crtc = to_intel_crtc(crtc);
5811 to_intel_connector(connector)->new_encoder = intel_encoder;
79e53945
JB		 5812
5813 intel_crtc = to_intel_crtc(crtc);
24218aac 5814 old->dpms_mode = connector->dpms;
8261b191 5815 old->load_detect_temp = true;
d2dff872 5816 old->release_fb = NULL;
79e53945 5817
6492711d
CW		 5818 if (!mode)
5819 mode = &load_detect_mode;
79e53945 5820
d2dff872
CW		 5821 /* We need a framebuffer large enough to accommodate all accesses
5822 * that the plane may generate whilst we perform load detection.
5823 * We can not rely on the fbcon either being present (we get called
5824 * during its initialisation to detect all boot displays, or it may
5825 * not even exist) or that it is large enough to satisfy the
5826 * requested mode.
5827 */
94352cf9
DV		 5828 fb = mode_fits_in_fbdev(dev, mode);
5829 if (fb == NULL) {
d2dff872 5830 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
94352cf9
DV		 5831 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
5832 old->release_fb = fb;
d2dff872
CW		 5833 } else
5834 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
94352cf9 5835 if (IS_ERR(fb)) {
d2dff872 5836 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
24218aac 5837 goto fail;
79e53945 5838 }
79e53945 5839
94352cf9 5840 if (!intel_set_mode(crtc, mode, 0, 0, fb)) {
6492711d 5841 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 5842 if (old->release_fb)
5843 old->release_fb->funcs->destroy(old->release_fb);
24218aac 5844 goto fail;
79e53945 5845 }
7173188d 5846
79e53945 5847 /* let the connector get through one full cycle before testing */
9d0498a2 5848 intel_wait_for_vblank(dev, intel_crtc->pipe);
79e53945 5849
7173188d 5850 return true;
24218aac
DV		 5851fail:
5852 connector->encoder = NULL;
5853 encoder->crtc = NULL;
24218aac 5854 return false;
79e53945
JB		 5855}
5856
d2434ab7 5857void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 5858 struct intel_load_detect_pipe *old)
79e53945 5859{
d2434ab7
DV		 5860 struct intel_encoder *intel_encoder =
5861 intel_attached_encoder(connector);
4ef69c7a 5862 struct drm_encoder *encoder = &intel_encoder->base;
79e53945 5863
d2dff872
CW		 5864 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5865 connector->base.id, drm_get_connector_name(connector),
5866 encoder->base.id, drm_get_encoder_name(encoder));
5867
8261b191 5868 if (old->load_detect_temp) {
fc303101
DV		 5869 struct drm_crtc *crtc = encoder->crtc;
5870
5871 to_intel_connector(connector)->new_encoder = NULL;
5872 intel_encoder->new_crtc = NULL;
5873 intel_set_mode(crtc, NULL, 0, 0, NULL);
d2dff872
CW		 5874
5875 if (old->release_fb)
5876 old->release_fb->funcs->destroy(old->release_fb);
5877
0622a53c 5878 return;
79e53945
JB		 5879 }
5880
c751ce4f 5881 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 5882 if (old->dpms_mode != DRM_MODE_DPMS_ON)
5883 connector->funcs->dpms(connector, old->dpms_mode);
79e53945
JB		 5884}
5885
5886/* Returns the clock of the currently programmed mode of the given pipe. */
5887static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
5888{
5889 struct drm_i915_private *dev_priv = dev->dev_private;
5890 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5891 int pipe = intel_crtc->pipe;
548f245b 5892 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 5893 u32 fp;
5894 intel_clock_t clock;
5895
5896 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 5897 fp = I915_READ(FP0(pipe));
79e53945 5898 else
39adb7a5 5899 fp = I915_READ(FP1(pipe));
79e53945
JB		 5900
5901 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 5902 if (IS_PINEVIEW(dev)) {
5903 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
5904 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 5905 } else {
5906 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
5907 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
5908 }
5909
a6c45cf0 5910 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 5911 if (IS_PINEVIEW(dev))
5912 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
5913 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 5914 else
5915 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 5916 DPLL_FPA01_P1_POST_DIV_SHIFT);
5917
5918 switch (dpll & DPLL_MODE_MASK) {
5919 case DPLLB_MODE_DAC_SERIAL:
5920 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
5921 5 : 10;
5922 break;
5923 case DPLLB_MODE_LVDS:
5924 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
5925 7 : 14;
5926 break;
5927 default:
28c97730 5928 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945
JB		 5929 "mode\n", (int)(dpll & DPLL_MODE_MASK));
5930 return 0;
5931 }
5932
5933 /* XXX: Handle the 100Mhz refclk */
2177832f 5934 intel_clock(dev, 96000, &clock);
79e53945
JB		 5935 } else {
5936 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
5937
5938 if (is_lvds) {
5939 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
5940 DPLL_FPA01_P1_POST_DIV_SHIFT);
5941 clock.p2 = 14;
5942
5943 if ((dpll & PLL_REF_INPUT_MASK) ==
5944 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
5945 /* XXX: might not be 66MHz */
2177832f 5946 intel_clock(dev, 66000, &clock);
79e53945 5947 } else
2177832f 5948 intel_clock(dev, 48000, &clock);
79e53945
JB		 5949 } else {
5950 if (dpll & PLL_P1_DIVIDE_BY_TWO)
5951 clock.p1 = 2;
5952 else {
5953 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
5954 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
5955 }
5956 if (dpll & PLL_P2_DIVIDE_BY_4)
5957 clock.p2 = 4;
5958 else
5959 clock.p2 = 2;
5960
2177832f 5961 intel_clock(dev, 48000, &clock);
79e53945
JB		 5962 }
5963 }
5964
5965 /* XXX: It would be nice to validate the clocks, but we can't reuse
5966 * i830PllIsValid() because it relies on the xf86_config connector
5967 * configuration being accurate, which it isn't necessarily.
5968 */
5969
5970 return clock.dot;
5971}
5972
5973/** Returns the currently programmed mode of the given pipe. */
5974struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
5975 struct drm_crtc *crtc)
5976{
548f245b 5977 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 5978 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5979 int pipe = intel_crtc->pipe;
5980 struct drm_display_mode *mode;
548f245b
JB		 5981 int htot = I915_READ(HTOTAL(pipe));
5982 int hsync = I915_READ(HSYNC(pipe));
5983 int vtot = I915_READ(VTOTAL(pipe));
5984 int vsync = I915_READ(VSYNC(pipe));
79e53945
JB		 5985
5986 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
5987 if (!mode)
5988 return NULL;
5989
5990 mode->clock = intel_crtc_clock_get(dev, crtc);
5991 mode->hdisplay = (htot & 0xffff) + 1;
5992 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
5993 mode->hsync_start = (hsync & 0xffff) + 1;
5994 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
5995 mode->vdisplay = (vtot & 0xffff) + 1;
5996 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
5997 mode->vsync_start = (vsync & 0xffff) + 1;
5998 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
5999
6000 drm_mode_set_name(mode);
79e53945
JB		 6001
6002 return mode;
6003}
6004
3dec0095 6005static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 6006{
6007 struct drm_device *dev = crtc->dev;
6008 drm_i915_private_t *dev_priv = dev->dev_private;
6009 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6010 int pipe = intel_crtc->pipe;
dbdc6479
JB		 6011 int dpll_reg = DPLL(pipe);
6012 int dpll;
652c393a 6013
bad720ff 6014 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6015 return;
6016
6017 if (!dev_priv->lvds_downclock_avail)
6018 return;
6019
dbdc6479 6020 dpll = I915_READ(dpll_reg);
652c393a 6021 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 6022 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a 6023
8ac5a6d5 6024 assert_panel_unlocked(dev_priv, pipe);
652c393a
JB		 6025
6026 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
6027 I915_WRITE(dpll_reg, dpll);
9d0498a2 6028 intel_wait_for_vblank(dev, pipe);
dbdc6479 6029
652c393a
JB		 6030 dpll = I915_READ(dpll_reg);
6031 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 6032 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a 6033 }
652c393a
JB		 6034}
6035
6036static void intel_decrease_pllclock(struct drm_crtc *crtc)
6037{
6038 struct drm_device *dev = crtc->dev;
6039 drm_i915_private_t *dev_priv = dev->dev_private;
6040 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
652c393a 6041
bad720ff 6042 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6043 return;
6044
6045 if (!dev_priv->lvds_downclock_avail)
6046 return;
6047
6048 /*
6049 * Since this is called by a timer, we should never get here in
6050 * the manual case.
6051 */
6052 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
dc257cf1
DV		 6053 int pipe = intel_crtc->pipe;
6054 int dpll_reg = DPLL(pipe);
6055 int dpll;
f6e5b160 6056
44d98a61 6057 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a 6058
8ac5a6d5 6059 assert_panel_unlocked(dev_priv, pipe);
652c393a 6060
dc257cf1 6061 dpll = I915_READ(dpll_reg);
652c393a
JB		 6062 dpll |= DISPLAY_RATE_SELECT_FPA1;
6063 I915_WRITE(dpll_reg, dpll);
9d0498a2 6064 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 6065 dpll = I915_READ(dpll_reg);
6066 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 6067 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 6068 }
6069
6070}
6071
f047e395
CW		 6072void intel_mark_busy(struct drm_device *dev)
6073{
f047e395
CW		 6074 i915_update_gfx_val(dev->dev_private);
6075}
6076
6077void intel_mark_idle(struct drm_device *dev)
652c393a 6078{
f047e395
CW		 6079}
6080
6081void intel_mark_fb_busy(struct drm_i915_gem_object *obj)
6082{
6083 struct drm_device *dev = obj->base.dev;
652c393a 6084 struct drm_crtc *crtc;
652c393a
JB		 6085
6086 if (!i915_powersave)
6087 return;
6088
652c393a 6089 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
652c393a
JB		 6090 if (!crtc->fb)
6091 continue;
6092
f047e395
CW		 6093 if (to_intel_framebuffer(crtc->fb)->obj == obj)
6094 intel_increase_pllclock(crtc);
652c393a 6095 }
652c393a
JB		 6096}
6097
f047e395 6098void intel_mark_fb_idle(struct drm_i915_gem_object *obj)
652c393a 6099{
f047e395
CW		 6100 struct drm_device *dev = obj->base.dev;
6101 struct drm_crtc *crtc;
652c393a 6102
f047e395 6103 if (!i915_powersave)
acb87dfb
CW		 6104 return;
6105
652c393a
JB		 6106 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6107 if (!crtc->fb)
6108 continue;
6109
f047e395
CW		 6110 if (to_intel_framebuffer(crtc->fb)->obj == obj)
6111 intel_decrease_pllclock(crtc);
652c393a
JB		 6112 }
6113}
6114
79e53945
JB		 6115static void intel_crtc_destroy(struct drm_crtc *crtc)
6116{
6117 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 6118 struct drm_device *dev = crtc->dev;
6119 struct intel_unpin_work *work;
6120 unsigned long flags;
6121
6122 spin_lock_irqsave(&dev->event_lock, flags);
6123 work = intel_crtc->unpin_work;
6124 intel_crtc->unpin_work = NULL;
6125 spin_unlock_irqrestore(&dev->event_lock, flags);
6126
6127 if (work) {
6128 cancel_work_sync(&work->work);
6129 kfree(work);
6130 }
79e53945
JB		 6131
6132 drm_crtc_cleanup(crtc);
67e77c5a 6133
79e53945
JB		 6134 kfree(intel_crtc);
6135}
6136
6b95a207
KH		 6137static void intel_unpin_work_fn(struct work_struct *__work)
6138{
6139 struct intel_unpin_work *work =
6140 container_of(__work, struct intel_unpin_work, work);
6141
6142 mutex_lock(&work->dev->struct_mutex);
1690e1eb 6143 intel_unpin_fb_obj(work->old_fb_obj);
05394f39
CW		 6144 drm_gem_object_unreference(&work->pending_flip_obj->base);
6145 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 6146
7782de3b 6147 intel_update_fbc(work->dev);
6b95a207
KH		 6148 mutex_unlock(&work->dev->struct_mutex);
6149 kfree(work);
6150}
6151
1afe3e9d 6152static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 6153 struct drm_crtc *crtc)
6b95a207
KH		 6154{
6155 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 6156 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6157 struct intel_unpin_work *work;
05394f39 6158 struct drm_i915_gem_object *obj;
6b95a207 6159 struct drm_pending_vblank_event *e;
49b14a5c 6160 struct timeval tnow, tvbl;
6b95a207
KH		 6161 unsigned long flags;
6162
6163 /* Ignore early vblank irqs */
6164 if (intel_crtc == NULL)
6165 return;
6166
49b14a5c
MK		 6167 do_gettimeofday(&tnow);
6168
6b95a207
KH		 6169 spin_lock_irqsave(&dev->event_lock, flags);
6170 work = intel_crtc->unpin_work;
6171 if (work == NULL || !work->pending) {
6172 spin_unlock_irqrestore(&dev->event_lock, flags);
6173 return;
6174 }
6175
6176 intel_crtc->unpin_work = NULL;
6b95a207
KH		 6177
6178 if (work->event) {
6179 e = work->event;
49b14a5c 6180 e->event.sequence = drm_vblank_count_and_time(dev, intel_crtc->pipe, &tvbl);
0af7e4df
MK		 6181
6182 /* Called before vblank count and timestamps have
6183 * been updated for the vblank interval of flip
6184 * completion? Need to increment vblank count and
6185 * add one videorefresh duration to returned timestamp
49b14a5c
MK		 6186 * to account for this. We assume this happened if we
6187 * get called over 0.9 frame durations after the last
6188 * timestamped vblank.
6189 *
6190 * This calculation can not be used with vrefresh rates
6191 * below 5Hz (10Hz to be on the safe side) without
6192 * promoting to 64 integers.
0af7e4df 6193 */
49b14a5c
MK		 6194 if (10 * (timeval_to_ns(&tnow) - timeval_to_ns(&tvbl)) >
6195 9 * crtc->framedur_ns) {
0af7e4df 6196 e->event.sequence++;
49b14a5c
MK		 6197 tvbl = ns_to_timeval(timeval_to_ns(&tvbl) +
6198 crtc->framedur_ns);
0af7e4df
MK		 6199 }
6200
49b14a5c
MK		 6201 e->event.tv_sec = tvbl.tv_sec;
6202 e->event.tv_usec = tvbl.tv_usec;
0af7e4df 6203
6b95a207
KH		 6204 list_add_tail(&e->base.link,
6205 &e->base.file_priv->event_list);
6206 wake_up_interruptible(&e->base.file_priv->event_wait);
6207 }
6208
0af7e4df
MK		 6209 drm_vblank_put(dev, intel_crtc->pipe);
6210
6b95a207
KH		 6211 spin_unlock_irqrestore(&dev->event_lock, flags);
6212
05394f39 6213 obj = work->old_fb_obj;
d9e86c0e 6214
e59f2bac 6215 atomic_clear_mask(1 << intel_crtc->plane,
05394f39
CW		 6216 &obj->pending_flip.counter);
6217 if (atomic_read(&obj->pending_flip) == 0)
f787a5f5 6218 wake_up(&dev_priv->pending_flip_queue);
d9e86c0e 6219
6b95a207 6220 schedule_work(&work->work);
e5510fac
JB		 6221
6222 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 6223}
6224
1afe3e9d
JB		 6225void intel_finish_page_flip(struct drm_device *dev, int pipe)
6226{
6227 drm_i915_private_t *dev_priv = dev->dev_private;
6228 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
6229
49b14a5c 6230 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6231}
6232
6233void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
6234{
6235 drm_i915_private_t *dev_priv = dev->dev_private;
6236 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
6237
49b14a5c 6238 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6239}
6240
6b95a207
KH		 6241void intel_prepare_page_flip(struct drm_device *dev, int plane)
6242{
6243 drm_i915_private_t *dev_priv = dev->dev_private;
6244 struct intel_crtc *intel_crtc =
6245 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
6246 unsigned long flags;
6247
6248 spin_lock_irqsave(&dev->event_lock, flags);
de3f440f 6249 if (intel_crtc->unpin_work) {
4e5359cd
SF		 6250 if ((++intel_crtc->unpin_work->pending) > 1)
6251 DRM_ERROR("Prepared flip multiple times\n");
de3f440f
JB		 6252 } else {
6253 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
6254 }
6b95a207
KH		 6255 spin_unlock_irqrestore(&dev->event_lock, flags);
6256}
6257
8c9f3aaf
JB		 6258static int intel_gen2_queue_flip(struct drm_device *dev,
6259 struct drm_crtc *crtc,
6260 struct drm_framebuffer *fb,
6261 struct drm_i915_gem_object *obj)
6262{
6263 struct drm_i915_private *dev_priv = dev->dev_private;
6264 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6265 u32 flip_mask;
6d90c952 6266 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6267 int ret;
6268
6d90c952 6269 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6270 if (ret)
83d4092b 6271 goto err;
8c9f3aaf 6272
6d90c952 6273 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6274 if (ret)
83d4092b 6275 goto err_unpin;
8c9f3aaf
JB		 6276
6277 /* Can't queue multiple flips, so wait for the previous
6278 * one to finish before executing the next.
6279 */
6280 if (intel_crtc->plane)
6281 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6282 else
6283 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6284 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6285 intel_ring_emit(ring, MI_NOOP);
6286 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6287 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6288 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6289 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6290 intel_ring_emit(ring, 0); /* aux display base address, unused */
6291 intel_ring_advance(ring);
83d4092b
CW		 6292 return 0;
6293
6294err_unpin:
6295 intel_unpin_fb_obj(obj);
6296err:
8c9f3aaf
JB		 6297 return ret;
6298}
6299
6300static int intel_gen3_queue_flip(struct drm_device *dev,
6301 struct drm_crtc *crtc,
6302 struct drm_framebuffer *fb,
6303 struct drm_i915_gem_object *obj)
6304{
6305 struct drm_i915_private *dev_priv = dev->dev_private;
6306 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6307 u32 flip_mask;
6d90c952 6308 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6309 int ret;
6310
6d90c952 6311 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6312 if (ret)
83d4092b 6313 goto err;
8c9f3aaf 6314
6d90c952 6315 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6316 if (ret)
83d4092b 6317 goto err_unpin;
8c9f3aaf
JB		 6318
6319 if (intel_crtc->plane)
6320 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6321 else
6322 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6323 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6324 intel_ring_emit(ring, MI_NOOP);
6325 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
6326 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6327 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6328 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6329 intel_ring_emit(ring, MI_NOOP);
6330
6331 intel_ring_advance(ring);
83d4092b
CW		 6332 return 0;
6333
6334err_unpin:
6335 intel_unpin_fb_obj(obj);
6336err:
8c9f3aaf
JB		 6337 return ret;
6338}
6339
6340static int intel_gen4_queue_flip(struct drm_device *dev,
6341 struct drm_crtc *crtc,
6342 struct drm_framebuffer *fb,
6343 struct drm_i915_gem_object *obj)
6344{
6345 struct drm_i915_private *dev_priv = dev->dev_private;
6346 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6347 uint32_t pf, pipesrc;
6d90c952 6348 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6349 int ret;
6350
6d90c952 6351 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6352 if (ret)
83d4092b 6353 goto err;
8c9f3aaf 6354
6d90c952 6355 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6356 if (ret)
83d4092b 6357 goto err_unpin;
8c9f3aaf
JB		 6358
6359 /* i965+ uses the linear or tiled offsets from the
6360 * Display Registers (which do not change across a page-flip)
6361 * so we need only reprogram the base address.
6362 */
6d90c952
DV		 6363 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6364 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6365 intel_ring_emit(ring, fb->pitches[0]);
c2c75131
DV		 6366 intel_ring_emit(ring,
6367 (obj->gtt_offset + intel_crtc->dspaddr_offset) |
6368 obj->tiling_mode);
8c9f3aaf
JB		 6369
6370 /* XXX Enabling the panel-fitter across page-flip is so far
6371 * untested on non-native modes, so ignore it for now.
6372 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
6373 */
6374 pf = 0;
6375 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6376 intel_ring_emit(ring, pf | pipesrc);
6377 intel_ring_advance(ring);
83d4092b
CW		 6378 return 0;
6379
6380err_unpin:
6381 intel_unpin_fb_obj(obj);
6382err:
8c9f3aaf
JB		 6383 return ret;
6384}
6385
6386static int intel_gen6_queue_flip(struct drm_device *dev,
6387 struct drm_crtc *crtc,
6388 struct drm_framebuffer *fb,
6389 struct drm_i915_gem_object *obj)
6390{
6391 struct drm_i915_private *dev_priv = dev->dev_private;
6392 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6d90c952 6393 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6394 uint32_t pf, pipesrc;
6395 int ret;
6396
6d90c952 6397 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6398 if (ret)
83d4092b 6399 goto err;
8c9f3aaf 6400
6d90c952 6401 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6402 if (ret)
83d4092b 6403 goto err_unpin;
8c9f3aaf 6404
6d90c952
DV		 6405 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6406 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6407 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
c2c75131 6408 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
8c9f3aaf 6409
dc257cf1
DV		 6410 /* Contrary to the suggestions in the documentation,
6411 * "Enable Panel Fitter" does not seem to be required when page
6412 * flipping with a non-native mode, and worse causes a normal
6413 * modeset to fail.
6414 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
6415 */
6416 pf = 0;
8c9f3aaf 6417 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6418 intel_ring_emit(ring, pf | pipesrc);
6419 intel_ring_advance(ring);
83d4092b
CW		 6420 return 0;
6421
6422err_unpin:
6423 intel_unpin_fb_obj(obj);
6424err:
8c9f3aaf
JB		 6425 return ret;
6426}
6427
7c9017e5
JB		 6428/*
6429 * On gen7 we currently use the blit ring because (in early silicon at least)
6430 * the render ring doesn't give us interrpts for page flip completion, which
6431 * means clients will hang after the first flip is queued. Fortunately the
6432 * blit ring generates interrupts properly, so use it instead.
6433 */
6434static int intel_gen7_queue_flip(struct drm_device *dev,
6435 struct drm_crtc *crtc,
6436 struct drm_framebuffer *fb,
6437 struct drm_i915_gem_object *obj)
6438{
6439 struct drm_i915_private *dev_priv = dev->dev_private;
6440 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6441 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
cb05d8de 6442 uint32_t plane_bit = 0;
7c9017e5
JB		 6443 int ret;
6444
6445 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
6446 if (ret)
83d4092b 6447 goto err;
7c9017e5 6448
cb05d8de
DV		 6449 switch(intel_crtc->plane) {
6450 case PLANE_A:
6451 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
6452 break;
6453 case PLANE_B:
6454 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
6455 break;
6456 case PLANE_C:
6457 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
6458 break;
6459 default:
6460 WARN_ONCE(1, "unknown plane in flip command\n");
6461 ret = -ENODEV;
ab3951eb 6462 goto err_unpin;
cb05d8de
DV		 6463 }
6464
7c9017e5
JB		 6465 ret = intel_ring_begin(ring, 4);
6466 if (ret)
83d4092b 6467 goto err_unpin;
7c9017e5 6468
cb05d8de 6469 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 6470 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
c2c75131 6471 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
7c9017e5
JB		 6472 intel_ring_emit(ring, (MI_NOOP));
6473 intel_ring_advance(ring);
83d4092b
CW		 6474 return 0;
6475
6476err_unpin:
6477 intel_unpin_fb_obj(obj);
6478err:
7c9017e5
JB		 6479 return ret;
6480}
6481
8c9f3aaf
JB		 6482static int intel_default_queue_flip(struct drm_device *dev,
6483 struct drm_crtc *crtc,
6484 struct drm_framebuffer *fb,
6485 struct drm_i915_gem_object *obj)
6486{
6487 return -ENODEV;
6488}
6489
6b95a207
KH		 6490static int intel_crtc_page_flip(struct drm_crtc *crtc,
6491 struct drm_framebuffer *fb,
6492 struct drm_pending_vblank_event *event)
6493{
6494 struct drm_device *dev = crtc->dev;
6495 struct drm_i915_private *dev_priv = dev->dev_private;
6496 struct intel_framebuffer *intel_fb;
05394f39 6497 struct drm_i915_gem_object *obj;
6b95a207
KH		 6498 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6499 struct intel_unpin_work *work;
8c9f3aaf 6500 unsigned long flags;
52e68630 6501 int ret;
6b95a207 6502
e6a595d2
VS		 6503 /* Can't change pixel format via MI display flips. */
6504 if (fb->pixel_format != crtc->fb->pixel_format)
6505 return -EINVAL;
6506
6507 /*
6508 * TILEOFF/LINOFF registers can't be changed via MI display flips.
6509 * Note that pitch changes could also affect these register.
6510 */
6511 if (INTEL_INFO(dev)->gen > 3 &&
6512 (fb->offsets[0] != crtc->fb->offsets[0] ||
6513 fb->pitches[0] != crtc->fb->pitches[0]))
6514 return -EINVAL;
6515
6b95a207
KH		 6516 work = kzalloc(sizeof *work, GFP_KERNEL);
6517 if (work == NULL)
6518 return -ENOMEM;
6519
6b95a207
KH		 6520 work->event = event;
6521 work->dev = crtc->dev;
6522 intel_fb = to_intel_framebuffer(crtc->fb);
b1b87f6b 6523 work->old_fb_obj = intel_fb->obj;
6b95a207
KH		 6524 INIT_WORK(&work->work, intel_unpin_work_fn);
6525
7317c75e
JB		 6526 ret = drm_vblank_get(dev, intel_crtc->pipe);
6527 if (ret)
6528 goto free_work;
6529
6b95a207
KH		 6530 /* We borrow the event spin lock for protecting unpin_work */
6531 spin_lock_irqsave(&dev->event_lock, flags);
6532 if (intel_crtc->unpin_work) {
6533 spin_unlock_irqrestore(&dev->event_lock, flags);
6534 kfree(work);
7317c75e 6535 drm_vblank_put(dev, intel_crtc->pipe);
468f0b44
CW		 6536
6537 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 6538 return -EBUSY;
6539 }
6540 intel_crtc->unpin_work = work;
6541 spin_unlock_irqrestore(&dev->event_lock, flags);
6542
6543 intel_fb = to_intel_framebuffer(fb);
6544 obj = intel_fb->obj;
6545
79158103
CW		 6546 ret = i915_mutex_lock_interruptible(dev);
6547 if (ret)
6548 goto cleanup;
6b95a207 6549
75dfca80 6550 /* Reference the objects for the scheduled work. */
05394f39
CW		 6551 drm_gem_object_reference(&work->old_fb_obj->base);
6552 drm_gem_object_reference(&obj->base);
6b95a207
KH		 6553
6554 crtc->fb = fb;
96b099fd 6555
e1f99ce6 6556 work->pending_flip_obj = obj;
e1f99ce6 6557
4e5359cd
SF		 6558 work->enable_stall_check = true;
6559
e1f99ce6
CW		 6560 /* Block clients from rendering to the new back buffer until
6561 * the flip occurs and the object is no longer visible.
6562 */
05394f39 6563 atomic_add(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
e1f99ce6 6564
8c9f3aaf
JB		 6565 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
6566 if (ret)
6567 goto cleanup_pending;
6b95a207 6568
7782de3b 6569 intel_disable_fbc(dev);
f047e395 6570 intel_mark_fb_busy(obj);
6b95a207
KH		 6571 mutex_unlock(&dev->struct_mutex);
6572
e5510fac
JB		 6573 trace_i915_flip_request(intel_crtc->plane, obj);
6574
6b95a207 6575 return 0;
96b099fd 6576
8c9f3aaf
JB		 6577cleanup_pending:
6578 atomic_sub(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
05394f39
CW		 6579 drm_gem_object_unreference(&work->old_fb_obj->base);
6580 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 6581 mutex_unlock(&dev->struct_mutex);
6582
79158103 6583cleanup:
96b099fd
CW		 6584 spin_lock_irqsave(&dev->event_lock, flags);
6585 intel_crtc->unpin_work = NULL;
6586 spin_unlock_irqrestore(&dev->event_lock, flags);
6587
7317c75e
JB		 6588 drm_vblank_put(dev, intel_crtc->pipe);
6589free_work:
96b099fd
CW		 6590 kfree(work);
6591
6592 return ret;
6b95a207
KH		 6593}
6594
f6e5b160 6595static struct drm_crtc_helper_funcs intel_helper_funcs = {
f6e5b160
CW		 6596 .mode_set_base_atomic = intel_pipe_set_base_atomic,
6597 .load_lut = intel_crtc_load_lut,
976f8a20 6598 .disable = intel_crtc_noop,
f6e5b160
CW		 6599};
6600
6ed0f796 6601bool intel_encoder_check_is_cloned(struct intel_encoder *encoder)
47f1c6c9 6602{
6ed0f796
DV		 6603 struct intel_encoder *other_encoder;
6604 struct drm_crtc *crtc = &encoder->new_crtc->base;
47f1c6c9 6605
6ed0f796
DV		 6606 if (WARN_ON(!crtc))
6607 return false;
6608
6609 list_for_each_entry(other_encoder,
6610 &crtc->dev->mode_config.encoder_list,
6611 base.head) {
6612
6613 if (&other_encoder->new_crtc->base != crtc ||
6614 encoder == other_encoder)
6615 continue;
6616 else
6617 return true;
f47166d2
CW		 6618 }
6619
6ed0f796
DV		 6620 return false;
6621}
47f1c6c9 6622
50f56119
DV		 6623static bool intel_encoder_crtc_ok(struct drm_encoder *encoder,
6624 struct drm_crtc *crtc)
6625{
6626 struct drm_device *dev;
6627 struct drm_crtc *tmp;
6628 int crtc_mask = 1;
47f1c6c9 6629
50f56119 6630 WARN(!crtc, "checking null crtc?\n");
47f1c6c9 6631
50f56119 6632 dev = crtc->dev;
47f1c6c9 6633
50f56119
DV		 6634 list_for_each_entry(tmp, &dev->mode_config.crtc_list, head) {
6635 if (tmp == crtc)
6636 break;
6637 crtc_mask <<= 1;
6638 }
47f1c6c9 6639
50f56119
DV		 6640 if (encoder->possible_crtcs & crtc_mask)
6641 return true;
6642 return false;
47f1c6c9 6643}
79e53945 6644
9a935856
DV		 6645/**
6646 * intel_modeset_update_staged_output_state
6647 *
6648 * Updates the staged output configuration state, e.g. after we've read out the
6649 * current hw state.
6650 */
6651static void intel_modeset_update_staged_output_state(struct drm_device *dev)
f6e5b160 6652{
9a935856
DV		 6653 struct intel_encoder *encoder;
6654 struct intel_connector *connector;
f6e5b160 6655
9a935856
DV		 6656 list_for_each_entry(connector, &dev->mode_config.connector_list,
6657 base.head) {
6658 connector->new_encoder =
6659 to_intel_encoder(connector->base.encoder);
6660 }
f6e5b160 6661
9a935856
DV		 6662 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6663 base.head) {
6664 encoder->new_crtc =
6665 to_intel_crtc(encoder->base.crtc);
6666 }
f6e5b160
CW		 6667}
6668
9a935856
DV		 6669/**
6670 * intel_modeset_commit_output_state
6671 *
6672 * This function copies the stage display pipe configuration to the real one.
6673 */
6674static void intel_modeset_commit_output_state(struct drm_device *dev)
6675{
6676 struct intel_encoder *encoder;
6677 struct intel_connector *connector;
f6e5b160 6678
9a935856
DV		 6679 list_for_each_entry(connector, &dev->mode_config.connector_list,
6680 base.head) {
6681 connector->base.encoder = &connector->new_encoder->base;
6682 }
f6e5b160 6683
9a935856
DV		 6684 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6685 base.head) {
6686 encoder->base.crtc = &encoder->new_crtc->base;
6687 }
6688}
6689
7758a113
DV		 6690static struct drm_display_mode *
6691intel_modeset_adjusted_mode(struct drm_crtc *crtc,
6692 struct drm_display_mode *mode)
ee7b9f93 6693{
7758a113
DV		 6694 struct drm_device *dev = crtc->dev;
6695 struct drm_display_mode *adjusted_mode;
6696 struct drm_encoder_helper_funcs *encoder_funcs;
6697 struct intel_encoder *encoder;
ee7b9f93 6698
7758a113
DV		 6699 adjusted_mode = drm_mode_duplicate(dev, mode);
6700 if (!adjusted_mode)
6701 return ERR_PTR(-ENOMEM);
6702
6703 /* Pass our mode to the connectors and the CRTC to give them a chance to
6704 * adjust it according to limitations or connector properties, and also
6705 * a chance to reject the mode entirely.
6706 */
6707 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6708 base.head) {
6709
6710 if (&encoder->new_crtc->base != crtc)
6711 continue;
6712 encoder_funcs = encoder->base.helper_private;
6713 if (!(encoder_funcs->mode_fixup(&encoder->base, mode,
6714 adjusted_mode))) {
6715 DRM_DEBUG_KMS("Encoder fixup failed\n");
6716 goto fail;
6717 }
ee7b9f93
JB		 6718 }
6719
7758a113
DV		 6720 if (!(intel_crtc_mode_fixup(crtc, mode, adjusted_mode))) {
6721 DRM_DEBUG_KMS("CRTC fixup failed\n");
6722 goto fail;
ee7b9f93 6723 }
7758a113
DV		 6724 DRM_DEBUG_KMS("[CRTC:%d]\n", crtc->base.id);
6725
6726 return adjusted_mode;
6727fail:
6728 drm_mode_destroy(dev, adjusted_mode);
6729 return ERR_PTR(-EINVAL);
ee7b9f93
JB		 6730}
6731
e2e1ed41
DV		 6732/* Computes which crtcs are affected and sets the relevant bits in the mask. For
6733 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
6734static void
6735intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
6736 unsigned *prepare_pipes, unsigned *disable_pipes)
79e53945
JB		 6737{
6738 struct intel_crtc *intel_crtc;
e2e1ed41
DV		 6739 struct drm_device *dev = crtc->dev;
6740 struct intel_encoder *encoder;
6741 struct intel_connector *connector;
6742 struct drm_crtc *tmp_crtc;
79e53945 6743
e2e1ed41 6744 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
79e53945 6745
e2e1ed41
DV		 6746 /* Check which crtcs have changed outputs connected to them, these need
6747 * to be part of the prepare_pipes mask. We don't (yet) support global
6748 * modeset across multiple crtcs, so modeset_pipes will only have one
6749 * bit set at most. */
6750 list_for_each_entry(connector, &dev->mode_config.connector_list,
6751 base.head) {
6752 if (connector->base.encoder == &connector->new_encoder->base)
6753 continue;
79e53945 6754
e2e1ed41
DV		 6755 if (connector->base.encoder) {
6756 tmp_crtc = connector->base.encoder->crtc;
6757
6758 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
6759 }
6760
6761 if (connector->new_encoder)
6762 *prepare_pipes |=
6763 1 << connector->new_encoder->new_crtc->pipe;
79e53945
JB		 6764 }
6765
e2e1ed41
DV		 6766 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6767 base.head) {
6768 if (encoder->base.crtc == &encoder->new_crtc->base)
6769 continue;
6770
6771 if (encoder->base.crtc) {
6772 tmp_crtc = encoder->base.crtc;
6773
6774 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
6775 }
6776
6777 if (encoder->new_crtc)
6778 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
80824003
JB		 6779 }
6780
e2e1ed41
DV		 6781 /* Check for any pipes that will be fully disabled ... */
6782 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
6783 base.head) {
6784 bool used = false;
22fd0fab 6785
e2e1ed41
DV		 6786 /* Don't try to disable disabled crtcs. */
6787 if (!intel_crtc->base.enabled)
6788 continue;
7e7d76c3 6789
e2e1ed41
DV		 6790 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6791 base.head) {
6792 if (encoder->new_crtc == intel_crtc)
6793 used = true;
6794 }
6795
6796 if (!used)
6797 *disable_pipes |= 1 << intel_crtc->pipe;
7e7d76c3
JB		 6798 }
6799
e2e1ed41
DV		 6800
6801 /* set_mode is also used to update properties on life display pipes. */
6802 intel_crtc = to_intel_crtc(crtc);
6803 if (crtc->enabled)
6804 *prepare_pipes |= 1 << intel_crtc->pipe;
6805
6806 /* We only support modeset on one single crtc, hence we need to do that
6807 * only for the passed in crtc iff we change anything else than just
6808 * disable crtcs.
6809 *
6810 * This is actually not true, to be fully compatible with the old crtc
6811 * helper we automatically disable _any_ output (i.e. doesn't need to be
6812 * connected to the crtc we're modesetting on) if it's disconnected.
6813 * Which is a rather nutty api (since changed the output configuration
6814 * without userspace's explicit request can lead to confusion), but
6815 * alas. Hence we currently need to modeset on all pipes we prepare. */
6816 if (*prepare_pipes)
6817 *modeset_pipes = *prepare_pipes;
6818
6819 /* ... and mask these out. */
6820 *modeset_pipes &= ~(*disable_pipes);
6821 *prepare_pipes &= ~(*disable_pipes);
6822}
6823
ea9d758d
DV		 6824static bool intel_crtc_in_use(struct drm_crtc *crtc)
6825{
6826 struct drm_encoder *encoder;
6827 struct drm_device *dev = crtc->dev;
6828
6829 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
6830 if (encoder->crtc == crtc)
6831 return true;
6832
6833 return false;
6834}
6835
6836static void
6837intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
6838{
6839 struct intel_encoder *intel_encoder;
6840 struct intel_crtc *intel_crtc;
6841 struct drm_connector *connector;
6842
6843 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
6844 base.head) {
6845 if (!intel_encoder->base.crtc)
6846 continue;
6847
6848 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
6849
6850 if (prepare_pipes & (1 << intel_crtc->pipe))
6851 intel_encoder->connectors_active = false;
6852 }
6853
6854 intel_modeset_commit_output_state(dev);
6855
6856 /* Update computed state. */
6857 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
6858 base.head) {
6859 intel_crtc->base.enabled = intel_crtc_in_use(&intel_crtc->base);
6860 }
6861
6862 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
6863 if (!connector->encoder || !connector->encoder->crtc)
6864 continue;
6865
6866 intel_crtc = to_intel_crtc(connector->encoder->crtc);
6867
6868 if (prepare_pipes & (1 << intel_crtc->pipe)) {
6869 connector->dpms = DRM_MODE_DPMS_ON;
6870
6871 intel_encoder = to_intel_encoder(connector->encoder);
6872 intel_encoder->connectors_active = true;
6873 }
6874 }
6875
6876}
6877
25c5b266
DV		 6878#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
6879 list_for_each_entry((intel_crtc), \
6880 &(dev)->mode_config.crtc_list, \
6881 base.head) \
6882 if (mask & (1 <<(intel_crtc)->pipe)) \
6883
b980514c 6884void
8af6cf88
DV		 6885intel_modeset_check_state(struct drm_device *dev)
6886{
6887 struct intel_crtc *crtc;
6888 struct intel_encoder *encoder;
6889 struct intel_connector *connector;
6890
6891 list_for_each_entry(connector, &dev->mode_config.connector_list,
6892 base.head) {
6893 /* This also checks the encoder/connector hw state with the
6894 * ->get_hw_state callbacks. */
6895 intel_connector_check_state(connector);
6896
6897 WARN(&connector->new_encoder->base != connector->base.encoder,
6898 "connector's staged encoder doesn't match current encoder\n");
6899 }
6900
6901 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6902 base.head) {
6903 bool enabled = false;
6904 bool active = false;
6905 enum pipe pipe, tracked_pipe;
6906
6907 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
6908 encoder->base.base.id,
6909 drm_get_encoder_name(&encoder->base));
6910
6911 WARN(&encoder->new_crtc->base != encoder->base.crtc,
6912 "encoder's stage crtc doesn't match current crtc\n");
6913 WARN(encoder->connectors_active && !encoder->base.crtc,
6914 "encoder's active_connectors set, but no crtc\n");
6915
6916 list_for_each_entry(connector, &dev->mode_config.connector_list,
6917 base.head) {
6918 if (connector->base.encoder != &encoder->base)
6919 continue;
6920 enabled = true;
6921 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
6922 active = true;
6923 }
6924 WARN(!!encoder->base.crtc != enabled,
6925 "encoder's enabled state mismatch "
6926 "(expected %i, found %i)\n",
6927 !!encoder->base.crtc, enabled);
6928 WARN(active && !encoder->base.crtc,
6929 "active encoder with no crtc\n");
6930
6931 WARN(encoder->connectors_active != active,
6932 "encoder's computed active state doesn't match tracked active state "
6933 "(expected %i, found %i)\n", active, encoder->connectors_active);
6934
6935 active = encoder->get_hw_state(encoder, &pipe);
6936 WARN(active != encoder->connectors_active,
6937 "encoder's hw state doesn't match sw tracking "
6938 "(expected %i, found %i)\n",
6939 encoder->connectors_active, active);
6940
6941 if (!encoder->base.crtc)
6942 continue;
6943
6944 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
6945 WARN(active && pipe != tracked_pipe,
6946 "active encoder's pipe doesn't match"
6947 "(expected %i, found %i)\n",
6948 tracked_pipe, pipe);
6949
6950 }
6951
6952 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
6953 base.head) {
6954 bool enabled = false;
6955 bool active = false;
6956
6957 DRM_DEBUG_KMS("[CRTC:%d]\n",
6958 crtc->base.base.id);
6959
6960 WARN(crtc->active && !crtc->base.enabled,
6961 "active crtc, but not enabled in sw tracking\n");
6962
6963 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6964 base.head) {
6965 if (encoder->base.crtc != &crtc->base)
6966 continue;
6967 enabled = true;
6968 if (encoder->connectors_active)
6969 active = true;
6970 }
6971 WARN(active != crtc->active,
6972 "crtc's computed active state doesn't match tracked active state "
6973 "(expected %i, found %i)\n", active, crtc->active);
6974 WARN(enabled != crtc->base.enabled,
6975 "crtc's computed enabled state doesn't match tracked enabled state "
6976 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
6977
6978 assert_pipe(dev->dev_private, crtc->pipe, crtc->active);
6979 }
6980}
6981
a6778b3c
DV		 6982bool intel_set_mode(struct drm_crtc *crtc,
6983 struct drm_display_mode *mode,
94352cf9 6984 int x, int y, struct drm_framebuffer *fb)
a6778b3c
DV		 6985{
6986 struct drm_device *dev = crtc->dev;
dbf2b54e 6987 drm_i915_private_t *dev_priv = dev->dev_private;
a6778b3c 6988 struct drm_display_mode *adjusted_mode, saved_mode, saved_hwmode;
a6778b3c 6989 struct drm_encoder_helper_funcs *encoder_funcs;
a6778b3c 6990 struct drm_encoder *encoder;
25c5b266
DV		 6991 struct intel_crtc *intel_crtc;
6992 unsigned disable_pipes, prepare_pipes, modeset_pipes;
a6778b3c
DV		 6993 bool ret = true;
6994
e2e1ed41 6995 intel_modeset_affected_pipes(crtc, &modeset_pipes,
25c5b266
DV		 6996 &prepare_pipes, &disable_pipes);
6997
6998 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
6999 modeset_pipes, prepare_pipes, disable_pipes);
e2e1ed41 7000
976f8a20
DV		 7001 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
7002 intel_crtc_disable(&intel_crtc->base);
87f1faa6 7003
a6778b3c
DV		 7004 saved_hwmode = crtc->hwmode;
7005 saved_mode = crtc->mode;
a6778b3c 7006
25c5b266
DV		 7007 /* Hack: Because we don't (yet) support global modeset on multiple
7008 * crtcs, we don't keep track of the new mode for more than one crtc.
7009 * Hence simply check whether any bit is set in modeset_pipes in all the
7010 * pieces of code that are not yet converted to deal with mutliple crtcs
7011 * changing their mode at the same time. */
7012 adjusted_mode = NULL;
7013 if (modeset_pipes) {
7014 adjusted_mode = intel_modeset_adjusted_mode(crtc, mode);
7015 if (IS_ERR(adjusted_mode)) {
7016 return false;
7017 }
25c5b266 7018 }
a6778b3c 7019
ea9d758d
DV		 7020 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
7021 if (intel_crtc->base.enabled)
7022 dev_priv->display.crtc_disable(&intel_crtc->base);
7023 }
a6778b3c 7024
6c4c86f5
DV		 7025 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
7026 * to set it here already despite that we pass it down the callchain.
7027 */
7028 if (modeset_pipes)
25c5b266 7029 crtc->mode = *mode;
7758a113 7030
ea9d758d
DV		 7031 /* Only after disabling all output pipelines that will be changed can we
7032 * update the the output configuration. */
7033 intel_modeset_update_state(dev, prepare_pipes);
7034
a6778b3c
DV		 7035 /* Set up the DPLL and any encoders state that needs to adjust or depend
7036 * on the DPLL.
7037 */
25c5b266
DV		 7038 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
7039 ret = !intel_crtc_mode_set(&intel_crtc->base,
7040 mode, adjusted_mode,
7041 x, y, fb);
7042 if (!ret)
7043 goto done;
a6778b3c 7044
25c5b266 7045 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
a6778b3c 7046
25c5b266
DV		 7047 if (encoder->crtc != &intel_crtc->base)
7048 continue;
a6778b3c 7049
25c5b266
DV		 7050 DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n",
7051 encoder->base.id, drm_get_encoder_name(encoder),
7052 mode->base.id, mode->name);
7053 encoder_funcs = encoder->helper_private;
7054 encoder_funcs->mode_set(encoder, mode, adjusted_mode);
7055 }
a6778b3c
DV		 7056 }
7057
7058 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
25c5b266
DV		 7059 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc)
7060 dev_priv->display.crtc_enable(&intel_crtc->base);
a6778b3c 7061
25c5b266
DV		 7062 if (modeset_pipes) {
7063 /* Store real post-adjustment hardware mode. */
7064 crtc->hwmode = *adjusted_mode;
a6778b3c 7065
25c5b266
DV		 7066 /* Calculate and store various constants which
7067 * are later needed by vblank and swap-completion
7068 * timestamping. They are derived from true hwmode.
7069 */
7070 drm_calc_timestamping_constants(crtc);
7071 }
a6778b3c
DV		 7072
7073 /* FIXME: add subpixel order */
7074done:
7075 drm_mode_destroy(dev, adjusted_mode);
25c5b266 7076 if (!ret && crtc->enabled) {
a6778b3c
DV		 7077 crtc->hwmode = saved_hwmode;
7078 crtc->mode = saved_mode;
8af6cf88
DV		 7079 } else {
7080 intel_modeset_check_state(dev);
a6778b3c
DV		 7081 }
7082
7083 return ret;
7084}
7085
25c5b266
DV		 7086#undef for_each_intel_crtc_masked
7087
d9e55608
DV		 7088static void intel_set_config_free(struct intel_set_config *config)
7089{
7090 if (!config)
7091 return;
7092
1aa4b628
DV		 7093 kfree(config->save_connector_encoders);
7094 kfree(config->save_encoder_crtcs);
d9e55608
DV		 7095 kfree(config);
7096}
7097
85f9eb71
DV		 7098static int intel_set_config_save_state(struct drm_device *dev,
7099 struct intel_set_config *config)
7100{
85f9eb71
DV		 7101 struct drm_encoder *encoder;
7102 struct drm_connector *connector;
7103 int count;
7104
1aa4b628
DV		 7105 config->save_encoder_crtcs =
7106 kcalloc(dev->mode_config.num_encoder,
7107 sizeof(struct drm_crtc *), GFP_KERNEL);
7108 if (!config->save_encoder_crtcs)
85f9eb71
DV		 7109 return -ENOMEM;
7110
1aa4b628
DV		 7111 config->save_connector_encoders =
7112 kcalloc(dev->mode_config.num_connector,
7113 sizeof(struct drm_encoder *), GFP_KERNEL);
7114 if (!config->save_connector_encoders)
85f9eb71
DV		 7115 return -ENOMEM;
7116
7117 /* Copy data. Note that driver private data is not affected.
7118 * Should anything bad happen only the expected state is
7119 * restored, not the drivers personal bookkeeping.
7120 */
85f9eb71
DV		 7121 count = 0;
7122 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1aa4b628 7123 config->save_encoder_crtcs[count++] = encoder->crtc;
85f9eb71
DV		 7124 }
7125
7126 count = 0;
7127 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
1aa4b628 7128 config->save_connector_encoders[count++] = connector->encoder;
85f9eb71
DV		 7129 }
7130
7131 return 0;
7132}
7133
7134static void intel_set_config_restore_state(struct drm_device *dev,
7135 struct intel_set_config *config)
7136{
9a935856
DV		 7137 struct intel_encoder *encoder;
7138 struct intel_connector *connector;
85f9eb71
DV		 7139 int count;
7140
85f9eb71 7141 count = 0;
9a935856
DV		 7142 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7143 encoder->new_crtc =
7144 to_intel_crtc(config->save_encoder_crtcs[count++]);
85f9eb71
DV		 7145 }
7146
7147 count = 0;
9a935856
DV		 7148 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
7149 connector->new_encoder =
7150 to_intel_encoder(config->save_connector_encoders[count++]);
85f9eb71
DV		 7151 }
7152}
7153
5e2b584e
DV		 7154static void
7155intel_set_config_compute_mode_changes(struct drm_mode_set *set,
7156 struct intel_set_config *config)
7157{
7158
7159 /* We should be able to check here if the fb has the same properties
7160 * and then just flip_or_move it */
7161 if (set->crtc->fb != set->fb) {
7162 /* If we have no fb then treat it as a full mode set */
7163 if (set->crtc->fb == NULL) {
7164 DRM_DEBUG_KMS("crtc has no fb, full mode set\n");
7165 config->mode_changed = true;
7166 } else if (set->fb == NULL) {
7167 config->mode_changed = true;
7168 } else if (set->fb->depth != set->crtc->fb->depth) {
7169 config->mode_changed = true;
7170 } else if (set->fb->bits_per_pixel !=
7171 set->crtc->fb->bits_per_pixel) {
7172 config->mode_changed = true;
7173 } else
7174 config->fb_changed = true;
7175 }
7176
835c5873 7177 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
5e2b584e
DV		 7178 config->fb_changed = true;
7179
7180 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
7181 DRM_DEBUG_KMS("modes are different, full mode set\n");
7182 drm_mode_debug_printmodeline(&set->crtc->mode);
7183 drm_mode_debug_printmodeline(set->mode);
7184 config->mode_changed = true;
7185 }
7186}
7187
2e431051 7188static int
9a935856
DV		 7189intel_modeset_stage_output_state(struct drm_device *dev,
7190 struct drm_mode_set *set,
7191 struct intel_set_config *config)
50f56119 7192{
85f9eb71 7193 struct drm_crtc *new_crtc;
9a935856
DV		 7194 struct intel_connector *connector;
7195 struct intel_encoder *encoder;
2e431051 7196 int count, ro;
50f56119 7197
9a935856
DV		 7198 /* The upper layers ensure that we either disabl a crtc or have a list
7199 * of connectors. For paranoia, double-check this. */
7200 WARN_ON(!set->fb && (set->num_connectors != 0));
7201 WARN_ON(set->fb && (set->num_connectors == 0));
7202
50f56119 7203 count = 0;
9a935856
DV		 7204 list_for_each_entry(connector, &dev->mode_config.connector_list,
7205 base.head) {
7206 /* Otherwise traverse passed in connector list and get encoders
7207 * for them. */
50f56119 7208 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856
DV		 7209 if (set->connectors[ro] == &connector->base) {
7210 connector->new_encoder = connector->encoder;
50f56119
DV		 7211 break;
7212 }
7213 }
7214
9a935856
DV		 7215 /* If we disable the crtc, disable all its connectors. Also, if
7216 * the connector is on the changing crtc but not on the new
7217 * connector list, disable it. */
7218 if ((!set->fb || ro == set->num_connectors) &&
7219 connector->base.encoder &&
7220 connector->base.encoder->crtc == set->crtc) {
7221 connector->new_encoder = NULL;
7222
7223 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
7224 connector->base.base.id,
7225 drm_get_connector_name(&connector->base));
7226 }
7227
7228
7229 if (&connector->new_encoder->base != connector->base.encoder) {
50f56119 7230 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
5e2b584e 7231 config->mode_changed = true;
50f56119 7232 }
9a935856
DV		 7233
7234 /* Disable all disconnected encoders. */
7235 if (connector->base.status == connector_status_disconnected)
7236 connector->new_encoder = NULL;
50f56119 7237 }
9a935856 7238 /* connector->new_encoder is now updated for all connectors. */
50f56119 7239
9a935856 7240 /* Update crtc of enabled connectors. */
50f56119 7241 count = 0;
9a935856
DV		 7242 list_for_each_entry(connector, &dev->mode_config.connector_list,
7243 base.head) {
7244 if (!connector->new_encoder)
50f56119
DV		 7245 continue;
7246
9a935856 7247 new_crtc = connector->new_encoder->base.crtc;
50f56119
DV		 7248
7249 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856 7250 if (set->connectors[ro] == &connector->base)
50f56119
DV		 7251 new_crtc = set->crtc;
7252 }
7253
7254 /* Make sure the new CRTC will work with the encoder */
9a935856
DV		 7255 if (!intel_encoder_crtc_ok(&connector->new_encoder->base,
7256 new_crtc)) {
5e2b584e 7257 return -EINVAL;
50f56119 7258 }
9a935856
DV		 7259 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
7260
7261 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
7262 connector->base.base.id,
7263 drm_get_connector_name(&connector->base),
7264 new_crtc->base.id);
7265 }
7266
7267 /* Check for any encoders that needs to be disabled. */
7268 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7269 base.head) {
7270 list_for_each_entry(connector,
7271 &dev->mode_config.connector_list,
7272 base.head) {
7273 if (connector->new_encoder == encoder) {
7274 WARN_ON(!connector->new_encoder->new_crtc);
7275
7276 goto next_encoder;
7277 }
7278 }
7279 encoder->new_crtc = NULL;
7280next_encoder:
7281 /* Only now check for crtc changes so we don't miss encoders
7282 * that will be disabled. */
7283 if (&encoder->new_crtc->base != encoder->base.crtc) {
50f56119 7284 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
5e2b584e 7285 config->mode_changed = true;
50f56119
DV		 7286 }
7287 }
9a935856 7288 /* Now we've also updated encoder->new_crtc for all encoders. */
50f56119 7289
2e431051
DV		 7290 return 0;
7291}
7292
7293static int intel_crtc_set_config(struct drm_mode_set *set)
7294{
7295 struct drm_device *dev;
2e431051
DV		 7296 struct drm_mode_set save_set;
7297 struct intel_set_config *config;
7298 int ret;
7299 int i;
7300
8d3e375e
DV		 7301 BUG_ON(!set);
7302 BUG_ON(!set->crtc);
7303 BUG_ON(!set->crtc->helper_private);
2e431051
DV		 7304
7305 if (!set->mode)
7306 set->fb = NULL;
7307
431e50f7
DV		 7308 /* The fb helper likes to play gross jokes with ->mode_set_config.
7309 * Unfortunately the crtc helper doesn't do much at all for this case,
7310 * so we have to cope with this madness until the fb helper is fixed up. */
7311 if (set->fb && set->num_connectors == 0)
7312 return 0;
7313
2e431051
DV		 7314 if (set->fb) {
7315 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
7316 set->crtc->base.id, set->fb->base.id,
7317 (int)set->num_connectors, set->x, set->y);
7318 } else {
7319 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
2e431051
DV		 7320 }
7321
7322 dev = set->crtc->dev;
7323
7324 ret = -ENOMEM;
7325 config = kzalloc(sizeof(*config), GFP_KERNEL);
7326 if (!config)
7327 goto out_config;
7328
7329 ret = intel_set_config_save_state(dev, config);
7330 if (ret)
7331 goto out_config;
7332
7333 save_set.crtc = set->crtc;
7334 save_set.mode = &set->crtc->mode;
7335 save_set.x = set->crtc->x;
7336 save_set.y = set->crtc->y;
7337 save_set.fb = set->crtc->fb;
7338
7339 /* Compute whether we need a full modeset, only an fb base update or no
7340 * change at all. In the future we might also check whether only the
7341 * mode changed, e.g. for LVDS where we only change the panel fitter in
7342 * such cases. */
7343 intel_set_config_compute_mode_changes(set, config);
7344
9a935856 7345 ret = intel_modeset_stage_output_state(dev, set, config);
2e431051
DV		 7346 if (ret)
7347 goto fail;
7348
5e2b584e 7349 if (config->mode_changed) {
87f1faa6 7350 if (set->mode) {
50f56119
DV		 7351 DRM_DEBUG_KMS("attempting to set mode from"
7352 " userspace\n");
7353 drm_mode_debug_printmodeline(set->mode);
87f1faa6
DV		 7354 }
7355
7356 if (!intel_set_mode(set->crtc, set->mode,
7357 set->x, set->y, set->fb)) {
7358 DRM_ERROR("failed to set mode on [CRTC:%d]\n",
7359 set->crtc->base.id);
7360 ret = -EINVAL;
7361 goto fail;
7362 }
7363
7364 if (set->crtc->enabled) {
50f56119
DV		 7365 DRM_DEBUG_KMS("Setting connector DPMS state to on\n");
7366 for (i = 0; i < set->num_connectors; i++) {
7367 DRM_DEBUG_KMS("\t[CONNECTOR:%d:%s] set DPMS on\n", set->connectors[i]->base.id,
7368 drm_get_connector_name(set->connectors[i]));
7369 set->connectors[i]->funcs->dpms(set->connectors[i], DRM_MODE_DPMS_ON);
7370 }
7371 }
5e2b584e 7372 } else if (config->fb_changed) {
4f660f49 7373 ret = intel_pipe_set_base(set->crtc,
94352cf9 7374 set->x, set->y, set->fb);
50f56119
DV		 7375 }
7376
d9e55608
DV		 7377 intel_set_config_free(config);
7378
50f56119
DV		 7379 return 0;
7380
7381fail:
85f9eb71 7382 intel_set_config_restore_state(dev, config);
50f56119
DV		 7383
7384 /* Try to restore the config */
5e2b584e 7385 if (config->mode_changed &&
a6778b3c
DV		 7386 !intel_set_mode(save_set.crtc, save_set.mode,
7387 save_set.x, save_set.y, save_set.fb))
50f56119
DV		 7388 DRM_ERROR("failed to restore config after modeset failure\n");
7389
d9e55608
DV		 7390out_config:
7391 intel_set_config_free(config);
50f56119
DV		 7392 return ret;
7393}
7394
f6e5b160 7395static const struct drm_crtc_funcs intel_crtc_funcs = {
f6e5b160
CW		 7396 .cursor_set = intel_crtc_cursor_set,
7397 .cursor_move = intel_crtc_cursor_move,
7398 .gamma_set = intel_crtc_gamma_set,
50f56119 7399 .set_config = intel_crtc_set_config,
f6e5b160
CW		 7400 .destroy = intel_crtc_destroy,
7401 .page_flip = intel_crtc_page_flip,
7402};
7403
ee7b9f93
JB		 7404static void intel_pch_pll_init(struct drm_device *dev)
7405{
7406 drm_i915_private_t *dev_priv = dev->dev_private;
7407 int i;
7408
7409 if (dev_priv->num_pch_pll == 0) {
7410 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
7411 return;
7412 }
7413
7414 for (i = 0; i < dev_priv->num_pch_pll; i++) {
7415 dev_priv->pch_plls[i].pll_reg = _PCH_DPLL(i);
7416 dev_priv->pch_plls[i].fp0_reg = _PCH_FP0(i);
7417 dev_priv->pch_plls[i].fp1_reg = _PCH_FP1(i);
7418 }
7419}
7420
b358d0a6 7421static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 7422{
22fd0fab 7423 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 7424 struct intel_crtc *intel_crtc;
7425 int i;
7426
7427 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
7428 if (intel_crtc == NULL)
7429 return;
7430
7431 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
7432
7433 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 7434 for (i = 0; i < 256; i++) {
7435 intel_crtc->lut_r[i] = i;
7436 intel_crtc->lut_g[i] = i;
7437 intel_crtc->lut_b[i] = i;
7438 }
7439
80824003
JB		 7440 /* Swap pipes & planes for FBC on pre-965 */
7441 intel_crtc->pipe = pipe;
7442 intel_crtc->plane = pipe;
e2e767ab 7443 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 7444 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 7445 intel_crtc->plane = !pipe;
80824003
JB		 7446 }
7447
22fd0fab
JB		 7448 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
7449 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
7450 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
7451 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
7452
5a354204 7453 intel_crtc->bpp = 24; /* default for pre-Ironlake */
7e7d76c3 7454
79e53945 7455 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
79e53945
JB		 7456}
7457
08d7b3d1 7458int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 7459 struct drm_file *file)
08d7b3d1 7460{
08d7b3d1 7461 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 7462 struct drm_mode_object *drmmode_obj;
7463 struct intel_crtc *crtc;
08d7b3d1 7464
1cff8f6b
DV		 7465 if (!drm_core_check_feature(dev, DRIVER_MODESET))
7466 return -ENODEV;
08d7b3d1 7467
c05422d5
DV		 7468 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
7469 DRM_MODE_OBJECT_CRTC);
08d7b3d1 7470
c05422d5 7471 if (!drmmode_obj) {
08d7b3d1
CW		 7472 DRM_ERROR("no such CRTC id\n");
7473 return -EINVAL;
7474 }
7475
c05422d5
DV		 7476 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
7477 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 7478
c05422d5 7479 return 0;
08d7b3d1
CW		 7480}
7481
66a9278e 7482static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 7483{
66a9278e
DV		 7484 struct drm_device *dev = encoder->base.dev;
7485 struct intel_encoder *source_encoder;
79e53945 7486 int index_mask = 0;
79e53945
JB		 7487 int entry = 0;
7488
66a9278e
DV		 7489 list_for_each_entry(source_encoder,
7490 &dev->mode_config.encoder_list, base.head) {
7491
7492 if (encoder == source_encoder)
79e53945 7493 index_mask |= (1 << entry);
66a9278e
DV		 7494
7495 /* Intel hw has only one MUX where enocoders could be cloned. */
7496 if (encoder->cloneable && source_encoder->cloneable)
7497 index_mask |= (1 << entry);
7498
79e53945
JB		 7499 entry++;
7500 }
4ef69c7a 7501
79e53945
JB		 7502 return index_mask;
7503}
7504
4d302442
CW		 7505static bool has_edp_a(struct drm_device *dev)
7506{
7507 struct drm_i915_private *dev_priv = dev->dev_private;
7508
7509 if (!IS_MOBILE(dev))
7510 return false;
7511
7512 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
7513 return false;
7514
7515 if (IS_GEN5(dev) &&
7516 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
7517 return false;
7518
7519 return true;
7520}
7521
79e53945
JB		 7522static void intel_setup_outputs(struct drm_device *dev)
7523{
725e30ad 7524 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 7525 struct intel_encoder *encoder;
cb0953d7 7526 bool dpd_is_edp = false;
f3cfcba6 7527 bool has_lvds;
79e53945 7528
f3cfcba6 7529 has_lvds = intel_lvds_init(dev);
c5d1b51d
CW		 7530 if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
7531 /* disable the panel fitter on everything but LVDS */
7532 I915_WRITE(PFIT_CONTROL, 0);
7533 }
79e53945 7534
bad720ff 7535 if (HAS_PCH_SPLIT(dev)) {
cb0953d7 7536 dpd_is_edp = intel_dpd_is_edp(dev);
30ad48b7 7537
4d302442 7538 if (has_edp_a(dev))
ab9d7c30 7539 intel_dp_init(dev, DP_A, PORT_A);
32f9d658 7540
cb0953d7 7541 if (dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
ab9d7c30 7542 intel_dp_init(dev, PCH_DP_D, PORT_D);
cb0953d7
AJ		 7543 }
7544
7545 intel_crt_init(dev);
7546
0e72a5b5
ED		 7547 if (IS_HASWELL(dev)) {
7548 int found;
7549
7550 /* Haswell uses DDI functions to detect digital outputs */
7551 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
7552 /* DDI A only supports eDP */
7553 if (found)
7554 intel_ddi_init(dev, PORT_A);
7555
7556 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
7557 * register */
7558 found = I915_READ(SFUSE_STRAP);
7559
7560 if (found & SFUSE_STRAP_DDIB_DETECTED)
7561 intel_ddi_init(dev, PORT_B);
7562 if (found & SFUSE_STRAP_DDIC_DETECTED)
7563 intel_ddi_init(dev, PORT_C);
7564 if (found & SFUSE_STRAP_DDID_DETECTED)
7565 intel_ddi_init(dev, PORT_D);
7566 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7
AJ		 7567 int found;
7568
30ad48b7 7569 if (I915_READ(HDMIB) & PORT_DETECTED) {
461ed3ca 7570 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 7571 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 7572 if (!found)
08d644ad 7573 intel_hdmi_init(dev, HDMIB, PORT_B);
5eb08b69 7574 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 7575 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 7576 }
7577
7578 if (I915_READ(HDMIC) & PORT_DETECTED)
08d644ad 7579 intel_hdmi_init(dev, HDMIC, PORT_C);
30ad48b7 7580
b708a1d5 7581 if (!dpd_is_edp && I915_READ(HDMID) & PORT_DETECTED)
08d644ad 7582 intel_hdmi_init(dev, HDMID, PORT_D);
30ad48b7 7583
5eb08b69 7584 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 7585 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 7586
cb0953d7 7587 if (!dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
ab9d7c30 7588 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d
JB		 7589 } else if (IS_VALLEYVIEW(dev)) {
7590 int found;
7591
7592 if (I915_READ(SDVOB) & PORT_DETECTED) {
7593 /* SDVOB multiplex with HDMIB */
7594 found = intel_sdvo_init(dev, SDVOB, true);
7595 if (!found)
08d644ad 7596 intel_hdmi_init(dev, SDVOB, PORT_B);
4a87d65d 7597 if (!found && (I915_READ(DP_B) & DP_DETECTED))
ab9d7c30 7598 intel_dp_init(dev, DP_B, PORT_B);
4a87d65d
JB		 7599 }
7600
7601 if (I915_READ(SDVOC) & PORT_DETECTED)
08d644ad 7602 intel_hdmi_init(dev, SDVOC, PORT_C);
5eb08b69 7603
4a87d65d
JB		 7604 /* Shares lanes with HDMI on SDVOC */
7605 if (I915_READ(DP_C) & DP_DETECTED)
ab9d7c30 7606 intel_dp_init(dev, DP_C, PORT_C);
103a196f 7607 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 7608 bool found = false;
7d57382e 7609
725e30ad 7610 if (I915_READ(SDVOB) & SDVO_DETECTED) {
b01f2c3a 7611 DRM_DEBUG_KMS("probing SDVOB\n");
eef4eacb 7612 found = intel_sdvo_init(dev, SDVOB, true);
b01f2c3a
JB		 7613 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
7614 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
08d644ad 7615 intel_hdmi_init(dev, SDVOB, PORT_B);
b01f2c3a 7616 }
27185ae1 7617
b01f2c3a
JB		 7618 if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
7619 DRM_DEBUG_KMS("probing DP_B\n");
ab9d7c30 7620 intel_dp_init(dev, DP_B, PORT_B);
b01f2c3a 7621 }
725e30ad 7622 }
13520b05
KH		 7623
7624 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 7625
b01f2c3a
JB		 7626 if (I915_READ(SDVOB) & SDVO_DETECTED) {
7627 DRM_DEBUG_KMS("probing SDVOC\n");
eef4eacb 7628 found = intel_sdvo_init(dev, SDVOC, false);
b01f2c3a 7629 }
27185ae1
ML		 7630
7631 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
7632
b01f2c3a
JB		 7633 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
7634 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
08d644ad 7635 intel_hdmi_init(dev, SDVOC, PORT_C);
b01f2c3a
JB		 7636 }
7637 if (SUPPORTS_INTEGRATED_DP(dev)) {
7638 DRM_DEBUG_KMS("probing DP_C\n");
ab9d7c30 7639 intel_dp_init(dev, DP_C, PORT_C);
b01f2c3a 7640 }
725e30ad 7641 }
27185ae1 7642
b01f2c3a
JB		 7643 if (SUPPORTS_INTEGRATED_DP(dev) &&
7644 (I915_READ(DP_D) & DP_DETECTED)) {
7645 DRM_DEBUG_KMS("probing DP_D\n");
ab9d7c30 7646 intel_dp_init(dev, DP_D, PORT_D);
b01f2c3a 7647 }
bad720ff 7648 } else if (IS_GEN2(dev))
79e53945
JB		 7649 intel_dvo_init(dev);
7650
103a196f 7651 if (SUPPORTS_TV(dev))
79e53945
JB		 7652 intel_tv_init(dev);
7653
4ef69c7a
CW		 7654 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7655 encoder->base.possible_crtcs = encoder->crtc_mask;
7656 encoder->base.possible_clones =
66a9278e 7657 intel_encoder_clones(encoder);
79e53945 7658 }
47356eb6 7659
40579abe 7660 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
9fb526db 7661 ironlake_init_pch_refclk(dev);
79e53945
JB		 7662}
7663
7664static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
7665{
7666 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945
JB		 7667
7668 drm_framebuffer_cleanup(fb);
05394f39 7669 drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
79e53945
JB		 7670
7671 kfree(intel_fb);
7672}
7673
7674static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 7675 struct drm_file *file,
79e53945
JB		 7676 unsigned int *handle)
7677{
7678 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 7679 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 7680
05394f39 7681 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 7682}
7683
7684static const struct drm_framebuffer_funcs intel_fb_funcs = {
7685 .destroy = intel_user_framebuffer_destroy,
7686 .create_handle = intel_user_framebuffer_create_handle,
7687};
7688
38651674
DA		 7689int intel_framebuffer_init(struct drm_device *dev,
7690 struct intel_framebuffer *intel_fb,
308e5bcb 7691 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 7692 struct drm_i915_gem_object *obj)
79e53945 7693{
79e53945
JB		 7694 int ret;
7695
05394f39 7696 if (obj->tiling_mode == I915_TILING_Y)
57cd6508
CW		 7697 return -EINVAL;
7698
308e5bcb 7699 if (mode_cmd->pitches[0] & 63)
57cd6508
CW		 7700 return -EINVAL;
7701
308e5bcb 7702 switch (mode_cmd->pixel_format) {
04b3924d
VS		 7703 case DRM_FORMAT_RGB332:
7704 case DRM_FORMAT_RGB565:
7705 case DRM_FORMAT_XRGB8888:
b250da79 7706 case DRM_FORMAT_XBGR8888:
04b3924d
VS		 7707 case DRM_FORMAT_ARGB8888:
7708 case DRM_FORMAT_XRGB2101010:
7709 case DRM_FORMAT_ARGB2101010:
308e5bcb 7710 /* RGB formats are common across chipsets */
b5626747 7711 break;
04b3924d
VS		 7712 case DRM_FORMAT_YUYV:
7713 case DRM_FORMAT_UYVY:
7714 case DRM_FORMAT_YVYU:
7715 case DRM_FORMAT_VYUY:
57cd6508
CW		 7716 break;
7717 default:
aca25848
ED		 7718 DRM_DEBUG_KMS("unsupported pixel format %u\n",
7719 mode_cmd->pixel_format);
57cd6508
CW		 7720 return -EINVAL;
7721 }
7722
79e53945
JB		 7723 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
7724 if (ret) {
7725 DRM_ERROR("framebuffer init failed %d\n", ret);
7726 return ret;
7727 }
7728
7729 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
79e53945 7730 intel_fb->obj = obj;
79e53945
JB		 7731 return 0;
7732}
7733
79e53945
JB		 7734static struct drm_framebuffer *
7735intel_user_framebuffer_create(struct drm_device *dev,
7736 struct drm_file *filp,
308e5bcb 7737 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 7738{
05394f39 7739 struct drm_i915_gem_object *obj;
79e53945 7740
308e5bcb
JB		 7741 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
7742 mode_cmd->handles[0]));
c8725226 7743 if (&obj->base == NULL)
cce13ff7 7744 return ERR_PTR(-ENOENT);
79e53945 7745
d2dff872 7746 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 7747}
7748
79e53945 7749static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 7750 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 7751 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 7752};
7753
e70236a8
JB		 7754/* Set up chip specific display functions */
7755static void intel_init_display(struct drm_device *dev)
7756{
7757 struct drm_i915_private *dev_priv = dev->dev_private;
7758
7759 /* We always want a DPMS function */
f564048e 7760 if (HAS_PCH_SPLIT(dev)) {
f564048e 7761 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
76e5a89c
DV		 7762 dev_priv->display.crtc_enable = ironlake_crtc_enable;
7763 dev_priv->display.crtc_disable = ironlake_crtc_disable;
ee7b9f93 7764 dev_priv->display.off = ironlake_crtc_off;
17638cd6 7765 dev_priv->display.update_plane = ironlake_update_plane;
f564048e 7766 } else {
f564048e 7767 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
76e5a89c
DV		 7768 dev_priv->display.crtc_enable = i9xx_crtc_enable;
7769 dev_priv->display.crtc_disable = i9xx_crtc_disable;
ee7b9f93 7770 dev_priv->display.off = i9xx_crtc_off;
17638cd6 7771 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 7772 }
e70236a8 7773
e70236a8 7774 /* Returns the core display clock speed */
25eb05fc
JB		 7775 if (IS_VALLEYVIEW(dev))
7776 dev_priv->display.get_display_clock_speed =
7777 valleyview_get_display_clock_speed;
7778 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 7779 dev_priv->display.get_display_clock_speed =
7780 i945_get_display_clock_speed;
7781 else if (IS_I915G(dev))
7782 dev_priv->display.get_display_clock_speed =
7783 i915_get_display_clock_speed;
f2b115e6 7784 else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
e70236a8
JB		 7785 dev_priv->display.get_display_clock_speed =
7786 i9xx_misc_get_display_clock_speed;
7787 else if (IS_I915GM(dev))
7788 dev_priv->display.get_display_clock_speed =
7789 i915gm_get_display_clock_speed;
7790 else if (IS_I865G(dev))
7791 dev_priv->display.get_display_clock_speed =
7792 i865_get_display_clock_speed;
f0f8a9ce 7793 else if (IS_I85X(dev))
e70236a8
JB		 7794 dev_priv->display.get_display_clock_speed =
7795 i855_get_display_clock_speed;
7796 else /* 852, 830 */
7797 dev_priv->display.get_display_clock_speed =
7798 i830_get_display_clock_speed;
7799
7f8a8569 7800 if (HAS_PCH_SPLIT(dev)) {
f00a3ddf 7801 if (IS_GEN5(dev)) {
674cf967 7802 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
e0dac65e 7803 dev_priv->display.write_eld = ironlake_write_eld;
1398261a 7804 } else if (IS_GEN6(dev)) {
674cf967 7805 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
e0dac65e 7806 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 7807 } else if (IS_IVYBRIDGE(dev)) {
7808 /* FIXME: detect B0+ stepping and use auto training */
7809 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
e0dac65e 7810 dev_priv->display.write_eld = ironlake_write_eld;
c82e4d26
ED		 7811 } else if (IS_HASWELL(dev)) {
7812 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
83358c85 7813 dev_priv->display.write_eld = haswell_write_eld;
7f8a8569
ZW		 7814 } else
7815 dev_priv->display.update_wm = NULL;
6067aaea 7816 } else if (IS_G4X(dev)) {
e0dac65e 7817 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 7818 }
8c9f3aaf
JB		 7819
7820 /* Default just returns -ENODEV to indicate unsupported */
7821 dev_priv->display.queue_flip = intel_default_queue_flip;
7822
7823 switch (INTEL_INFO(dev)->gen) {
7824 case 2:
7825 dev_priv->display.queue_flip = intel_gen2_queue_flip;
7826 break;
7827
7828 case 3:
7829 dev_priv->display.queue_flip = intel_gen3_queue_flip;
7830 break;
7831
7832 case 4:
7833 case 5:
7834 dev_priv->display.queue_flip = intel_gen4_queue_flip;
7835 break;
7836
7837 case 6:
7838 dev_priv->display.queue_flip = intel_gen6_queue_flip;
7839 break;
7c9017e5
JB		 7840 case 7:
7841 dev_priv->display.queue_flip = intel_gen7_queue_flip;
7842 break;
8c9f3aaf 7843 }
e70236a8
JB		 7844}
7845
b690e96c
JB		 7846/*
7847 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
7848 * resume, or other times. This quirk makes sure that's the case for
7849 * affected systems.
7850 */
0206e353 7851static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 7852{
7853 struct drm_i915_private *dev_priv = dev->dev_private;
7854
7855 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 7856 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 7857}
7858
435793df
KP		 7859/*
7860 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
7861 */
7862static void quirk_ssc_force_disable(struct drm_device *dev)
7863{
7864 struct drm_i915_private *dev_priv = dev->dev_private;
7865 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 7866 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 7867}
7868
4dca20ef 7869/*
5a15ab5b
CE		 7870 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
7871 * brightness value
4dca20ef
CE		 7872 */
7873static void quirk_invert_brightness(struct drm_device *dev)
7874{
7875 struct drm_i915_private *dev_priv = dev->dev_private;
7876 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 7877 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 7878}
7879
b690e96c
JB		 7880struct intel_quirk {
7881 int device;
7882 int subsystem_vendor;
7883 int subsystem_device;
7884 void (*hook)(struct drm_device *dev);
7885};
7886
c43b5634 7887static struct intel_quirk intel_quirks[] = {
b690e96c 7888 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 7889 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c 7890
b690e96c
JB		 7891 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
7892 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
7893
b690e96c
JB		 7894 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
7895 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
7896
7897 /* 855 & before need to leave pipe A & dpll A up */
7898 { 0x3582, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
7899 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
dcdaed6e 7900 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 7901
7902 /* Lenovo U160 cannot use SSC on LVDS */
7903 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 7904
7905 /* Sony Vaio Y cannot use SSC on LVDS */
7906 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b
CE		 7907
7908 /* Acer Aspire 5734Z must invert backlight brightness */
7909 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
b690e96c
JB		 7910};
7911
7912static void intel_init_quirks(struct drm_device *dev)
7913{
7914 struct pci_dev *d = dev->pdev;
7915 int i;
7916
7917 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
7918 struct intel_quirk *q = &intel_quirks[i];
7919
7920 if (d->device == q->device &&
7921 (d->subsystem_vendor == q->subsystem_vendor ||
7922 q->subsystem_vendor == PCI_ANY_ID) &&
7923 (d->subsystem_device == q->subsystem_device ||
7924 q->subsystem_device == PCI_ANY_ID))
7925 q->hook(dev);
7926 }
7927}
7928
9cce37f4
JB		 7929/* Disable the VGA plane that we never use */
7930static void i915_disable_vga(struct drm_device *dev)
7931{
7932 struct drm_i915_private *dev_priv = dev->dev_private;
7933 u8 sr1;
7934 u32 vga_reg;
7935
7936 if (HAS_PCH_SPLIT(dev))
7937 vga_reg = CPU_VGACNTRL;
7938 else
7939 vga_reg = VGACNTRL;
7940
7941 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 7942 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 7943 sr1 = inb(VGA_SR_DATA);
7944 outb(sr1 | 1<<5, VGA_SR_DATA);
7945 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
7946 udelay(300);
7947
7948 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
7949 POSTING_READ(vga_reg);
7950}
7951
f817586c
DV		 7952void intel_modeset_init_hw(struct drm_device *dev)
7953{
0232e927
ED		 7954 /* We attempt to init the necessary power wells early in the initialization
7955 * time, so the subsystems that expect power to be enabled can work.
7956 */
7957 intel_init_power_wells(dev);
7958
a8f78b58
ED		 7959 intel_prepare_ddi(dev);
7960
f817586c
DV		 7961 intel_init_clock_gating(dev);
7962
79f5b2c7 7963 mutex_lock(&dev->struct_mutex);
8090c6b9 7964 intel_enable_gt_powersave(dev);
79f5b2c7 7965 mutex_unlock(&dev->struct_mutex);
f817586c
DV		 7966}
7967
79e53945
JB		 7968void intel_modeset_init(struct drm_device *dev)
7969{
652c393a 7970 struct drm_i915_private *dev_priv = dev->dev_private;
b840d907 7971 int i, ret;
79e53945
JB		 7972
7973 drm_mode_config_init(dev);
7974
7975 dev->mode_config.min_width = 0;
7976 dev->mode_config.min_height = 0;
7977
019d96cb
DA		 7978 dev->mode_config.preferred_depth = 24;
7979 dev->mode_config.prefer_shadow = 1;
7980
e6ecefaa 7981 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 7982
b690e96c
JB		 7983 intel_init_quirks(dev);
7984
1fa61106
ED		 7985 intel_init_pm(dev);
7986
e70236a8
JB		 7987 intel_init_display(dev);
7988
a6c45cf0
CW		 7989 if (IS_GEN2(dev)) {
7990 dev->mode_config.max_width = 2048;
7991 dev->mode_config.max_height = 2048;
7992 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 7993 dev->mode_config.max_width = 4096;
7994 dev->mode_config.max_height = 4096;
79e53945 7995 } else {
a6c45cf0
CW		 7996 dev->mode_config.max_width = 8192;
7997 dev->mode_config.max_height = 8192;
79e53945 7998 }
dd2757f8 7999 dev->mode_config.fb_base = dev_priv->mm.gtt_base_addr;
79e53945 8000
28c97730 8001 DRM_DEBUG_KMS("%d display pipe%s available.\n",
a3524f1b 8002 dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
79e53945 8003
a3524f1b 8004 for (i = 0; i < dev_priv->num_pipe; i++) {
79e53945 8005 intel_crtc_init(dev, i);
00c2064b
JB		 8006 ret = intel_plane_init(dev, i);
8007 if (ret)
8008 DRM_DEBUG_KMS("plane %d init failed: %d\n", i, ret);
79e53945
JB		 8009 }
8010
ee7b9f93
JB		 8011 intel_pch_pll_init(dev);
8012
9cce37f4
JB		 8013 /* Just disable it once at startup */
8014 i915_disable_vga(dev);
79e53945 8015 intel_setup_outputs(dev);
2c7111db
CW		 8016}
8017
24929352
DV		 8018static void
8019intel_connector_break_all_links(struct intel_connector *connector)
8020{
8021 connector->base.dpms = DRM_MODE_DPMS_OFF;
8022 connector->base.encoder = NULL;
8023 connector->encoder->connectors_active = false;
8024 connector->encoder->base.crtc = NULL;
8025}
8026
7fad798e
DV		 8027static void intel_enable_pipe_a(struct drm_device *dev)
8028{
8029 struct intel_connector *connector;
8030 struct drm_connector *crt = NULL;
8031 struct intel_load_detect_pipe load_detect_temp;
8032
8033 /* We can't just switch on the pipe A, we need to set things up with a
8034 * proper mode and output configuration. As a gross hack, enable pipe A
8035 * by enabling the load detect pipe once. */
8036 list_for_each_entry(connector,
8037 &dev->mode_config.connector_list,
8038 base.head) {
8039 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
8040 crt = &connector->base;
8041 break;
8042 }
8043 }
8044
8045 if (!crt)
8046 return;
8047
8048 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp))
8049 intel_release_load_detect_pipe(crt, &load_detect_temp);
8050
8051
8052}
8053
24929352
DV		 8054static void intel_sanitize_crtc(struct intel_crtc *crtc)
8055{
8056 struct drm_device *dev = crtc->base.dev;
8057 struct drm_i915_private *dev_priv = dev->dev_private;
8058 u32 reg, val;
8059
24929352
DV		 8060 /* Clear any frame start delays used for debugging left by the BIOS */
8061 reg = PIPECONF(crtc->pipe);
8062 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
8063
8064 /* We need to sanitize the plane -> pipe mapping first because this will
8065 * disable the crtc (and hence change the state) if it is wrong. */
8066 if (!HAS_PCH_SPLIT(dev)) {
8067 struct intel_connector *connector;
8068 bool plane;
8069
8070 reg = DSPCNTR(crtc->plane);
8071 val = I915_READ(reg);
8072
8073 if ((val & DISPLAY_PLANE_ENABLE) == 0 &&
8074 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
8075 goto ok;
8076
8077 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
8078 crtc->base.base.id);
8079
8080 /* Pipe has the wrong plane attached and the plane is active.
8081 * Temporarily change the plane mapping and disable everything
8082 * ... */
8083 plane = crtc->plane;
8084 crtc->plane = !plane;
8085 dev_priv->display.crtc_disable(&crtc->base);
8086 crtc->plane = plane;
8087
8088 /* ... and break all links. */
8089 list_for_each_entry(connector, &dev->mode_config.connector_list,
8090 base.head) {
8091 if (connector->encoder->base.crtc != &crtc->base)
8092 continue;
8093
8094 intel_connector_break_all_links(connector);
8095 }
8096
8097 WARN_ON(crtc->active);
8098 crtc->base.enabled = false;
8099 }
8100ok:
8101
7fad798e
DV		 8102 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
8103 crtc->pipe == PIPE_A && !crtc->active) {
8104 /* BIOS forgot to enable pipe A, this mostly happens after
8105 * resume. Force-enable the pipe to fix this, the update_dpms
8106 * call below we restore the pipe to the right state, but leave
8107 * the required bits on. */
8108 intel_enable_pipe_a(dev);
8109 }
8110
24929352
DV		 8111 /* Adjust the state of the output pipe according to whether we
8112 * have active connectors/encoders. */
8113 intel_crtc_update_dpms(&crtc->base);
8114
8115 if (crtc->active != crtc->base.enabled) {
8116 struct intel_encoder *encoder;
8117
8118 /* This can happen either due to bugs in the get_hw_state
8119 * functions or because the pipe is force-enabled due to the
8120 * pipe A quirk. */
8121 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
8122 crtc->base.base.id,
8123 crtc->base.enabled ? "enabled" : "disabled",
8124 crtc->active ? "enabled" : "disabled");
8125
8126 crtc->base.enabled = crtc->active;
8127
8128 /* Because we only establish the connector -> encoder ->
8129 * crtc links if something is active, this means the
8130 * crtc is now deactivated. Break the links. connector
8131 * -> encoder links are only establish when things are
8132 * actually up, hence no need to break them. */
8133 WARN_ON(crtc->active);
8134
8135 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
8136 WARN_ON(encoder->connectors_active);
8137 encoder->base.crtc = NULL;
8138 }
8139 }
8140}
8141
8142static void intel_sanitize_encoder(struct intel_encoder *encoder)
8143{
8144 struct intel_connector *connector;
8145 struct drm_device *dev = encoder->base.dev;
8146
8147 /* We need to check both for a crtc link (meaning that the
8148 * encoder is active and trying to read from a pipe) and the
8149 * pipe itself being active. */
8150 bool has_active_crtc = encoder->base.crtc &&
8151 to_intel_crtc(encoder->base.crtc)->active;
8152
8153 if (encoder->connectors_active && !has_active_crtc) {
8154 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
8155 encoder->base.base.id,
8156 drm_get_encoder_name(&encoder->base));
8157
8158 /* Connector is active, but has no active pipe. This is
8159 * fallout from our resume register restoring. Disable
8160 * the encoder manually again. */
8161 if (encoder->base.crtc) {
8162 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
8163 encoder->base.base.id,
8164 drm_get_encoder_name(&encoder->base));
8165 encoder->disable(encoder);
8166 }
8167
8168 /* Inconsistent output/port/pipe state happens presumably due to
8169 * a bug in one of the get_hw_state functions. Or someplace else
8170 * in our code, like the register restore mess on resume. Clamp
8171 * things to off as a safer default. */
8172 list_for_each_entry(connector,
8173 &dev->mode_config.connector_list,
8174 base.head) {
8175 if (connector->encoder != encoder)
8176 continue;
8177
8178 intel_connector_break_all_links(connector);
8179 }
8180 }
8181 /* Enabled encoders without active connectors will be fixed in
8182 * the crtc fixup. */
8183}
8184
8185/* Scan out the current hw modeset state, sanitizes it and maps it into the drm
8186 * and i915 state tracking structures. */
8187void intel_modeset_setup_hw_state(struct drm_device *dev)
8188{
8189 struct drm_i915_private *dev_priv = dev->dev_private;
8190 enum pipe pipe;
8191 u32 tmp;
8192 struct intel_crtc *crtc;
8193 struct intel_encoder *encoder;
8194 struct intel_connector *connector;
8195
8196 for_each_pipe(pipe) {
8197 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8198
8199 tmp = I915_READ(PIPECONF(pipe));
8200 if (tmp & PIPECONF_ENABLE)
8201 crtc->active = true;
8202 else
8203 crtc->active = false;
8204
8205 crtc->base.enabled = crtc->active;
8206
8207 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
8208 crtc->base.base.id,
8209 crtc->active ? "enabled" : "disabled");
8210 }
8211
8212 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8213 base.head) {
8214 pipe = 0;
8215
8216 if (encoder->get_hw_state(encoder, &pipe)) {
8217 encoder->base.crtc =
8218 dev_priv->pipe_to_crtc_mapping[pipe];
8219 } else {
8220 encoder->base.crtc = NULL;
8221 }
8222
8223 encoder->connectors_active = false;
8224 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe=%i\n",
8225 encoder->base.base.id,
8226 drm_get_encoder_name(&encoder->base),
8227 encoder->base.crtc ? "enabled" : "disabled",
8228 pipe);
8229 }
8230
8231 list_for_each_entry(connector, &dev->mode_config.connector_list,
8232 base.head) {
8233 if (connector->get_hw_state(connector)) {
8234 connector->base.dpms = DRM_MODE_DPMS_ON;
8235 connector->encoder->connectors_active = true;
8236 connector->base.encoder = &connector->encoder->base;
8237 } else {
8238 connector->base.dpms = DRM_MODE_DPMS_OFF;
8239 connector->base.encoder = NULL;
8240 }
8241 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
8242 connector->base.base.id,
8243 drm_get_connector_name(&connector->base),
8244 connector->base.encoder ? "enabled" : "disabled");
8245 }
8246
8247 /* HW state is read out, now we need to sanitize this mess. */
8248 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8249 base.head) {
8250 intel_sanitize_encoder(encoder);
8251 }
8252
8253 for_each_pipe(pipe) {
8254 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8255 intel_sanitize_crtc(crtc);
8256 }
9a935856
DV		 8257
8258 intel_modeset_update_staged_output_state(dev);
8af6cf88
DV		 8259
8260 intel_modeset_check_state(dev);
24929352
DV		 8261}
8262
2c7111db
CW		 8263void intel_modeset_gem_init(struct drm_device *dev)
8264{
1833b134 8265 intel_modeset_init_hw(dev);
02e792fb
DV		 8266
8267 intel_setup_overlay(dev);
24929352
DV		 8268
8269 intel_modeset_setup_hw_state(dev);
79e53945
JB		 8270}
8271
8272void intel_modeset_cleanup(struct drm_device *dev)
8273{
652c393a
JB		 8274 struct drm_i915_private *dev_priv = dev->dev_private;
8275 struct drm_crtc *crtc;
8276 struct intel_crtc *intel_crtc;
8277
f87ea761 8278 drm_kms_helper_poll_fini(dev);
652c393a
JB		 8279 mutex_lock(&dev->struct_mutex);
8280
723bfd70
JB		 8281 intel_unregister_dsm_handler();
8282
8283
652c393a
JB		 8284 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8285 /* Skip inactive CRTCs */
8286 if (!crtc->fb)
8287 continue;
8288
8289 intel_crtc = to_intel_crtc(crtc);
3dec0095 8290 intel_increase_pllclock(crtc);
652c393a
JB		 8291 }
8292
973d04f9 8293 intel_disable_fbc(dev);
e70236a8 8294
8090c6b9 8295 intel_disable_gt_powersave(dev);
0cdab21f 8296
930ebb46
DV		 8297 ironlake_teardown_rc6(dev);
8298
57f350b6
JB		 8299 if (IS_VALLEYVIEW(dev))
8300 vlv_init_dpio(dev);
8301
69341a5e
KH		 8302 mutex_unlock(&dev->struct_mutex);
8303
6c0d9350
DV		 8304 /* Disable the irq before mode object teardown, for the irq might
8305 * enqueue unpin/hotplug work. */
8306 drm_irq_uninstall(dev);
8307 cancel_work_sync(&dev_priv->hotplug_work);
c6a828d3 8308 cancel_work_sync(&dev_priv->rps.work);
6c0d9350 8309
1630fe75
CW		 8310 /* flush any delayed tasks or pending work */
8311 flush_scheduled_work();
8312
79e53945
JB		 8313 drm_mode_config_cleanup(dev);
8314}
8315
f1c79df3
ZW		 8316/*
8317 * Return which encoder is currently attached for connector.
8318 */
df0e9248 8319struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 8320{
df0e9248
CW		 8321 return &intel_attached_encoder(connector)->base;
8322}
f1c79df3 8323
df0e9248
CW		 8324void intel_connector_attach_encoder(struct intel_connector *connector,
8325 struct intel_encoder *encoder)
8326{
8327 connector->encoder = encoder;
8328 drm_mode_connector_attach_encoder(&connector->base,
8329 &encoder->base);
79e53945 8330}
28d52043
DA		 8331
8332/*
8333 * set vga decode state - true == enable VGA decode
8334 */
8335int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
8336{
8337 struct drm_i915_private *dev_priv = dev->dev_private;
8338 u16 gmch_ctrl;
8339
8340 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
8341 if (state)
8342 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
8343 else
8344 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
8345 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
8346 return 0;
8347}
c4a1d9e4
CW		 8348
8349#ifdef CONFIG_DEBUG_FS
8350#include <linux/seq_file.h>
8351
8352struct intel_display_error_state {
8353 struct intel_cursor_error_state {
8354 u32 control;
8355 u32 position;
8356 u32 base;
8357 u32 size;
52331309 8358 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 8359
8360 struct intel_pipe_error_state {
8361 u32 conf;
8362 u32 source;
8363
8364 u32 htotal;
8365 u32 hblank;
8366 u32 hsync;
8367 u32 vtotal;
8368 u32 vblank;
8369 u32 vsync;
52331309 8370 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 8371
8372 struct intel_plane_error_state {
8373 u32 control;
8374 u32 stride;
8375 u32 size;
8376 u32 pos;
8377 u32 addr;
8378 u32 surface;
8379 u32 tile_offset;
52331309 8380 } plane[I915_MAX_PIPES];
c4a1d9e4
CW		 8381};
8382
8383struct intel_display_error_state *
8384intel_display_capture_error_state(struct drm_device *dev)
8385{
0206e353 8386 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 8387 struct intel_display_error_state *error;
8388 int i;
8389
8390 error = kmalloc(sizeof(*error), GFP_ATOMIC);
8391 if (error == NULL)
8392 return NULL;
8393
52331309 8394 for_each_pipe(i) {
c4a1d9e4
CW		 8395 error->cursor[i].control = I915_READ(CURCNTR(i));
8396 error->cursor[i].position = I915_READ(CURPOS(i));
8397 error->cursor[i].base = I915_READ(CURBASE(i));
8398
8399 error->plane[i].control = I915_READ(DSPCNTR(i));
8400 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
8401 error->plane[i].size = I915_READ(DSPSIZE(i));
0206e353 8402 error->plane[i].pos = I915_READ(DSPPOS(i));
c4a1d9e4
CW		 8403 error->plane[i].addr = I915_READ(DSPADDR(i));
8404 if (INTEL_INFO(dev)->gen >= 4) {
8405 error->plane[i].surface = I915_READ(DSPSURF(i));
8406 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
8407 }
8408
8409 error->pipe[i].conf = I915_READ(PIPECONF(i));
8410 error->pipe[i].source = I915_READ(PIPESRC(i));
8411 error->pipe[i].htotal = I915_READ(HTOTAL(i));
8412 error->pipe[i].hblank = I915_READ(HBLANK(i));
8413 error->pipe[i].hsync = I915_READ(HSYNC(i));
8414 error->pipe[i].vtotal = I915_READ(VTOTAL(i));
8415 error->pipe[i].vblank = I915_READ(VBLANK(i));
8416 error->pipe[i].vsync = I915_READ(VSYNC(i));
8417 }
8418
8419 return error;
8420}
8421
8422void
8423intel_display_print_error_state(struct seq_file *m,
8424 struct drm_device *dev,
8425 struct intel_display_error_state *error)
8426{
52331309 8427 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 8428 int i;
8429
52331309
DL		 8430 seq_printf(m, "Num Pipes: %d\n", dev_priv->num_pipe);
8431 for_each_pipe(i) {
c4a1d9e4
CW		 8432 seq_printf(m, "Pipe [%d]:\n", i);
8433 seq_printf(m, " CONF: %08x\n", error->pipe[i].conf);
8434 seq_printf(m, " SRC: %08x\n", error->pipe[i].source);
8435 seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal);
8436 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank);
8437 seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync);
8438 seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal);
8439 seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank);
8440 seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync);
8441
8442 seq_printf(m, "Plane [%d]:\n", i);
8443 seq_printf(m, " CNTR: %08x\n", error->plane[i].control);
8444 seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
8445 seq_printf(m, " SIZE: %08x\n", error->plane[i].size);
8446 seq_printf(m, " POS: %08x\n", error->plane[i].pos);
8447 seq_printf(m, " ADDR: %08x\n", error->plane[i].addr);
8448 if (INTEL_INFO(dev)->gen >= 4) {
8449 seq_printf(m, " SURF: %08x\n", error->plane[i].surface);
8450 seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
8451 }
8452
8453 seq_printf(m, "Cursor [%d]:\n", i);
8454 seq_printf(m, " CNTR: %08x\n", error->cursor[i].control);
8455 seq_printf(m, " POS: %08x\n", error->cursor[i].position);
8456 seq_printf(m, " BASE: %08x\n", error->cursor[i].base);
8457 }
8458}
8459#endif
kernel source for telekom puls (alcatel/mediatek)