projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: make i915_seqno_passed non-static
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / gpu / drm / i915 / i915_irq.c
CommitLineData
0d6aa60b 1/* i915_irq.c -- IRQ support for the I915 -*- linux-c -*-
1da177e4 2 */
0d6aa60b 3/*
1da177e4
LT		 4 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
5 * All Rights Reserved.
bc54fd1a
DA		 6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the
9 * "Software"), to deal in the Software without restriction, including
10 * without limitation the rights to use, copy, modify, merge, publish,
11 * distribute, sub license, and/or sell copies of the Software, and to
12 * permit persons to whom the Software is furnished to do so, subject to
13 * the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the
16 * next paragraph) shall be included in all copies or substantial portions
17 * of the Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
22 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
23 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
24 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
25 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
26 *
0d6aa60b 27 */
1da177e4 28
63eeaf38 29#include <linux/sysrq.h>
1da177e4
LT		 30#include "drmP.h"
31#include "drm.h"
32#include "i915_drm.h"
33#include "i915_drv.h"
79e53945 34#include "intel_drv.h"
1da177e4 35
1da177e4 36#define MAX_NOPID ((u32)~0)
1da177e4 37
7c463586
KP		 38/**
39 * Interrupts that are always left unmasked.
40 *
41 * Since pipe events are edge-triggered from the PIPESTAT register to IIR,
42 * we leave them always unmasked in IMR and then control enabling them through
43 * PIPESTAT alone.
44 */
63eeaf38
JB		 45#define I915_INTERRUPT_ENABLE_FIX (I915_ASLE_INTERRUPT | \
46 I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | \
47 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | \
48 I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
7c463586
KP		 49
50/** Interrupts that we mask and unmask at runtime. */
51#define I915_INTERRUPT_ENABLE_VAR (I915_USER_INTERRUPT)
52
79e53945
JB		 53#define I915_PIPE_VBLANK_STATUS (PIPE_START_VBLANK_INTERRUPT_STATUS |\
54 PIPE_VBLANK_INTERRUPT_STATUS)
55
56#define I915_PIPE_VBLANK_ENABLE (PIPE_START_VBLANK_INTERRUPT_ENABLE |\
57 PIPE_VBLANK_INTERRUPT_ENABLE)
58
59#define DRM_I915_VBLANK_PIPE_ALL (DRM_I915_VBLANK_PIPE_A | \
60 DRM_I915_VBLANK_PIPE_B)
61
036a4a7d
ZW		 62void
63igdng_enable_graphics_irq(drm_i915_private_t *dev_priv, u32 mask)
64{
65 if ((dev_priv->gt_irq_mask_reg & mask) != 0) {
66 dev_priv->gt_irq_mask_reg &= ~mask;
67 I915_WRITE(GTIMR, dev_priv->gt_irq_mask_reg);
68 (void) I915_READ(GTIMR);
69 }
70}
71
72static inline void
73igdng_disable_graphics_irq(drm_i915_private_t *dev_priv, u32 mask)
74{
75 if ((dev_priv->gt_irq_mask_reg & mask) != mask) {
76 dev_priv->gt_irq_mask_reg |= mask;
77 I915_WRITE(GTIMR, dev_priv->gt_irq_mask_reg);
78 (void) I915_READ(GTIMR);
79 }
80}
81
82/* For display hotplug interrupt */
83void
84igdng_enable_display_irq(drm_i915_private_t *dev_priv, u32 mask)
85{
86 if ((dev_priv->irq_mask_reg & mask) != 0) {
87 dev_priv->irq_mask_reg &= ~mask;
88 I915_WRITE(DEIMR, dev_priv->irq_mask_reg);
89 (void) I915_READ(DEIMR);
90 }
91}
92
93static inline void
94igdng_disable_display_irq(drm_i915_private_t *dev_priv, u32 mask)
95{
96 if ((dev_priv->irq_mask_reg & mask) != mask) {
97 dev_priv->irq_mask_reg |= mask;
98 I915_WRITE(DEIMR, dev_priv->irq_mask_reg);
99 (void) I915_READ(DEIMR);
100 }
101}
102
8ee1c3db 103void
ed4cb414
EA		 104i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask)
105{
106 if ((dev_priv->irq_mask_reg & mask) != 0) {
107 dev_priv->irq_mask_reg &= ~mask;
108 I915_WRITE(IMR, dev_priv->irq_mask_reg);
109 (void) I915_READ(IMR);
110 }
111}
112
113static inline void
114i915_disable_irq(drm_i915_private_t *dev_priv, u32 mask)
115{
116 if ((dev_priv->irq_mask_reg & mask) != mask) {
117 dev_priv->irq_mask_reg |= mask;
118 I915_WRITE(IMR, dev_priv->irq_mask_reg);
119 (void) I915_READ(IMR);
120 }
121}
122
7c463586
KP		 123static inline u32
124i915_pipestat(int pipe)
125{
126 if (pipe == 0)
127 return PIPEASTAT;
128 if (pipe == 1)
129 return PIPEBSTAT;
9c84ba4e 130 BUG();
7c463586
KP		 131}
132
133void
134i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask)
135{
136 if ((dev_priv->pipestat[pipe] & mask) != mask) {
137 u32 reg = i915_pipestat(pipe);
138
139 dev_priv->pipestat[pipe] |= mask;
140 /* Enable the interrupt, clear any pending status */
141 I915_WRITE(reg, dev_priv->pipestat[pipe] | (mask >> 16));
142 (void) I915_READ(reg);
143 }
144}
145
146void
147i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask)
148{
149 if ((dev_priv->pipestat[pipe] & mask) != 0) {
150 u32 reg = i915_pipestat(pipe);
151
152 dev_priv->pipestat[pipe] &= ~mask;
153 I915_WRITE(reg, dev_priv->pipestat[pipe]);
154 (void) I915_READ(reg);
155 }
156}
157
0a3e67a4
JB		 158/**
159 * i915_pipe_enabled - check if a pipe is enabled
160 * @dev: DRM device
161 * @pipe: pipe to check
162 *
163 * Reading certain registers when the pipe is disabled can hang the chip.
164 * Use this routine to make sure the PLL is running and the pipe is active
165 * before reading such registers if unsure.
166 */
167static int
168i915_pipe_enabled(struct drm_device *dev, int pipe)
169{
170 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
171 unsigned long pipeconf = pipe ? PIPEBCONF : PIPEACONF;
172
173 if (I915_READ(pipeconf) & PIPEACONF_ENABLE)
174 return 1;
175
176 return 0;
177}
178
42f52ef8
KP		 179/* Called from drm generic code, passed a 'crtc', which
180 * we use as a pipe index
181 */
182u32 i915_get_vblank_counter(struct drm_device *dev, int pipe)
0a3e67a4
JB		 183{
184 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
185 unsigned long high_frame;
186 unsigned long low_frame;
187 u32 high1, high2, low, count;
0a3e67a4 188
0a3e67a4
JB		 189 high_frame = pipe ? PIPEBFRAMEHIGH : PIPEAFRAMEHIGH;
190 low_frame = pipe ? PIPEBFRAMEPIXEL : PIPEAFRAMEPIXEL;
191
192 if (!i915_pipe_enabled(dev, pipe)) {
6cb504c2 193 DRM_DEBUG("trying to get vblank count for disabled pipe %d\n", pipe);
0a3e67a4
JB		 194 return 0;
195 }
196
197 /*
198 * High & low register fields aren't synchronized, so make sure
199 * we get a low value that's stable across two reads of the high
200 * register.
201 */
202 do {
203 high1 = ((I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK) >>
204 PIPE_FRAME_HIGH_SHIFT);
205 low = ((I915_READ(low_frame) & PIPE_FRAME_LOW_MASK) >>
206 PIPE_FRAME_LOW_SHIFT);
207 high2 = ((I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK) >>
208 PIPE_FRAME_HIGH_SHIFT);
209 } while (high1 != high2);
210
211 count = (high1 << 8) | low;
212
213 return count;
214}
215
9880b7a5
JB		 216u32 gm45_get_vblank_counter(struct drm_device *dev, int pipe)
217{
218 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
219 int reg = pipe ? PIPEB_FRMCOUNT_GM45 : PIPEA_FRMCOUNT_GM45;
220
221 if (!i915_pipe_enabled(dev, pipe)) {
6cb504c2 222 DRM_DEBUG("trying to get vblank count for disabled pipe %d\n", pipe);
9880b7a5
JB		 223 return 0;
224 }
225
226 return I915_READ(reg);
227}
228
5ca58282
JB		 229/*
230 * Handle hotplug events outside the interrupt handler proper.
231 */
232static void i915_hotplug_work_func(struct work_struct *work)
233{
234 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
235 hotplug_work);
236 struct drm_device *dev = dev_priv->dev;
c31c4ba3
KP		 237 struct drm_mode_config *mode_config = &dev->mode_config;
238 struct drm_connector *connector;
239
240 if (mode_config->num_connector) {
241 list_for_each_entry(connector, &mode_config->connector_list, head) {
242 struct intel_output *intel_output = to_intel_output(connector);
243
244 if (intel_output->hot_plug)
245 (*intel_output->hot_plug) (intel_output);
246 }
247 }
5ca58282
JB		 248 /* Just fire off a uevent and let userspace tell us what to do */
249 drm_sysfs_hotplug_event(dev);
250}
251
036a4a7d
ZW		 252irqreturn_t igdng_irq_handler(struct drm_device *dev)
253{
254 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
255 int ret = IRQ_NONE;
256 u32 de_iir, gt_iir;
257 u32 new_de_iir, new_gt_iir;
258 struct drm_i915_master_private *master_priv;
259
260 de_iir = I915_READ(DEIIR);
261 gt_iir = I915_READ(GTIIR);
262
263 for (;;) {
264 if (de_iir == 0 && gt_iir == 0)
265 break;
266
267 ret = IRQ_HANDLED;
268
269 I915_WRITE(DEIIR, de_iir);
270 new_de_iir = I915_READ(DEIIR);
271 I915_WRITE(GTIIR, gt_iir);
272 new_gt_iir = I915_READ(GTIIR);
273
274 if (dev->primary->master) {
275 master_priv = dev->primary->master->driver_priv;
276 if (master_priv->sarea_priv)
277 master_priv->sarea_priv->last_dispatch =
278 READ_BREADCRUMB(dev_priv);
279 }
280
281 if (gt_iir & GT_USER_INTERRUPT) {
282 dev_priv->mm.irq_gem_seqno = i915_get_gem_seqno(dev);
283 DRM_WAKEUP(&dev_priv->irq_queue);
284 }
285
286 de_iir = new_de_iir;
287 gt_iir = new_gt_iir;
288 }
289
290 return ret;
291}
292
8a905236
JB		 293/**
294 * i915_error_work_func - do process context error handling work
295 * @work: work struct
296 *
297 * Fire an error uevent so userspace can see that a hang or error
298 * was detected.
299 */
300static void i915_error_work_func(struct work_struct *work)
301{
302 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
303 error_work);
304 struct drm_device *dev = dev_priv->dev;
305 char *event_string = "ERROR=1";
306 char *envp[] = { event_string, NULL };
307
308 DRM_DEBUG("generating error event\n");
309
310 kobject_uevent_env(&dev->primary->kdev.kobj, KOBJ_CHANGE, envp);
311}
312
313/**
314 * i915_capture_error_state - capture an error record for later analysis
315 * @dev: drm device
316 *
317 * Should be called when an error is detected (either a hang or an error
318 * interrupt) to capture error state from the time of the error. Fills
319 * out a structure which becomes available in debugfs for user level tools
320 * to pick up.
321 */
63eeaf38
JB		 322static void i915_capture_error_state(struct drm_device *dev)
323{
324 struct drm_i915_private *dev_priv = dev->dev_private;
325 struct drm_i915_error_state *error;
326 unsigned long flags;
327
328 spin_lock_irqsave(&dev_priv->error_lock, flags);
329 if (dev_priv->first_error)
330 goto out;
331
332 error = kmalloc(sizeof(*error), GFP_ATOMIC);
333 if (!error) {
334 DRM_DEBUG("out ot memory, not capturing error state\n");
335 goto out;
336 }
337
338 error->eir = I915_READ(EIR);
339 error->pgtbl_er = I915_READ(PGTBL_ER);
340 error->pipeastat = I915_READ(PIPEASTAT);
341 error->pipebstat = I915_READ(PIPEBSTAT);
342 error->instpm = I915_READ(INSTPM);
343 if (!IS_I965G(dev)) {
344 error->ipeir = I915_READ(IPEIR);
345 error->ipehr = I915_READ(IPEHR);
346 error->instdone = I915_READ(INSTDONE);
347 error->acthd = I915_READ(ACTHD);
348 } else {
349 error->ipeir = I915_READ(IPEIR_I965);
350 error->ipehr = I915_READ(IPEHR_I965);
351 error->instdone = I915_READ(INSTDONE_I965);
352 error->instps = I915_READ(INSTPS);
353 error->instdone1 = I915_READ(INSTDONE1);
354 error->acthd = I915_READ(ACTHD_I965);
355 }
356
8a905236
JB		 357 do_gettimeofday(&error->time);
358
63eeaf38
JB		 359 dev_priv->first_error = error;
360
361out:
362 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
363}
364
8a905236
JB		 365/**
366 * i915_handle_error - handle an error interrupt
367 * @dev: drm device
368 *
369 * Do some basic checking of regsiter state at error interrupt time and
370 * dump it to the syslog. Also call i915_capture_error_state() to make
371 * sure we get a record and make it available in debugfs. Fire a uevent
372 * so userspace knows something bad happened (should trigger collection
373 * of a ring dump etc.).
374 */
375static void i915_handle_error(struct drm_device *dev)
376{
377 struct drm_i915_private *dev_priv = dev->dev_private;
378 u32 eir = I915_READ(EIR);
379 u32 pipea_stats = I915_READ(PIPEASTAT);
380 u32 pipeb_stats = I915_READ(PIPEBSTAT);
381
382 i915_capture_error_state(dev);
383
384 printk(KERN_ERR "render error detected, EIR: 0x%08x\n",
385 eir);
386
387 if (IS_G4X(dev)) {
388 if (eir & (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) {
389 u32 ipeir = I915_READ(IPEIR_I965);
390
391 printk(KERN_ERR " IPEIR: 0x%08x\n",
392 I915_READ(IPEIR_I965));
393 printk(KERN_ERR " IPEHR: 0x%08x\n",
394 I915_READ(IPEHR_I965));
395 printk(KERN_ERR " INSTDONE: 0x%08x\n",
396 I915_READ(INSTDONE_I965));
397 printk(KERN_ERR " INSTPS: 0x%08x\n",
398 I915_READ(INSTPS));
399 printk(KERN_ERR " INSTDONE1: 0x%08x\n",
400 I915_READ(INSTDONE1));
401 printk(KERN_ERR " ACTHD: 0x%08x\n",
402 I915_READ(ACTHD_I965));
403 I915_WRITE(IPEIR_I965, ipeir);
404 (void)I915_READ(IPEIR_I965);
405 }
406 if (eir & GM45_ERROR_PAGE_TABLE) {
407 u32 pgtbl_err = I915_READ(PGTBL_ER);
408 printk(KERN_ERR "page table error\n");
409 printk(KERN_ERR " PGTBL_ER: 0x%08x\n",
410 pgtbl_err);
411 I915_WRITE(PGTBL_ER, pgtbl_err);
412 (void)I915_READ(PGTBL_ER);
413 }
414 }
415
416 if (IS_I9XX(dev)) {
417 if (eir & I915_ERROR_PAGE_TABLE) {
418 u32 pgtbl_err = I915_READ(PGTBL_ER);
419 printk(KERN_ERR "page table error\n");
420 printk(KERN_ERR " PGTBL_ER: 0x%08x\n",
421 pgtbl_err);
422 I915_WRITE(PGTBL_ER, pgtbl_err);
423 (void)I915_READ(PGTBL_ER);
424 }
425 }
426
427 if (eir & I915_ERROR_MEMORY_REFRESH) {
428 printk(KERN_ERR "memory refresh error\n");
429 printk(KERN_ERR "PIPEASTAT: 0x%08x\n",
430 pipea_stats);
431 printk(KERN_ERR "PIPEBSTAT: 0x%08x\n",
432 pipeb_stats);
433 /* pipestat has already been acked */
434 }
435 if (eir & I915_ERROR_INSTRUCTION) {
436 printk(KERN_ERR "instruction error\n");
437 printk(KERN_ERR " INSTPM: 0x%08x\n",
438 I915_READ(INSTPM));
439 if (!IS_I965G(dev)) {
440 u32 ipeir = I915_READ(IPEIR);
441
442 printk(KERN_ERR " IPEIR: 0x%08x\n",
443 I915_READ(IPEIR));
444 printk(KERN_ERR " IPEHR: 0x%08x\n",
445 I915_READ(IPEHR));
446 printk(KERN_ERR " INSTDONE: 0x%08x\n",
447 I915_READ(INSTDONE));
448 printk(KERN_ERR " ACTHD: 0x%08x\n",
449 I915_READ(ACTHD));
450 I915_WRITE(IPEIR, ipeir);
451 (void)I915_READ(IPEIR);
452 } else {
453 u32 ipeir = I915_READ(IPEIR_I965);
454
455 printk(KERN_ERR " IPEIR: 0x%08x\n",
456 I915_READ(IPEIR_I965));
457 printk(KERN_ERR " IPEHR: 0x%08x\n",
458 I915_READ(IPEHR_I965));
459 printk(KERN_ERR " INSTDONE: 0x%08x\n",
460 I915_READ(INSTDONE_I965));
461 printk(KERN_ERR " INSTPS: 0x%08x\n",
462 I915_READ(INSTPS));
463 printk(KERN_ERR " INSTDONE1: 0x%08x\n",
464 I915_READ(INSTDONE1));
465 printk(KERN_ERR " ACTHD: 0x%08x\n",
466 I915_READ(ACTHD_I965));
467 I915_WRITE(IPEIR_I965, ipeir);
468 (void)I915_READ(IPEIR_I965);
469 }
470 }
471
472 I915_WRITE(EIR, eir);
473 (void)I915_READ(EIR);
474 eir = I915_READ(EIR);
475 if (eir) {
476 /*
477 * some errors might have become stuck,
478 * mask them.
479 */
480 DRM_ERROR("EIR stuck: 0x%08x, masking\n", eir);
481 I915_WRITE(EMR, I915_READ(EMR) | eir);
482 I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
483 }
484
9c9fe1f8 485 queue_work(dev_priv->wq, &dev_priv->error_work);
8a905236
JB		 486}
487
1da177e4
LT		 488irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS)
489{
84b1fd10 490 struct drm_device *dev = (struct drm_device *) arg;
1da177e4 491 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
7c1c2871 492 struct drm_i915_master_private *master_priv;
cdfbc41f
EA		 493 u32 iir, new_iir;
494 u32 pipea_stats, pipeb_stats;
05eff845
KP		 495 u32 vblank_status;
496 u32 vblank_enable;
0a3e67a4 497 int vblank = 0;
7c463586 498 unsigned long irqflags;
05eff845
KP		 499 int irq_received;
500 int ret = IRQ_NONE;
6e5fca53 501
630681d9
EA		 502 atomic_inc(&dev_priv->irq_received);
503
036a4a7d
ZW		 504 if (IS_IGDNG(dev))
505 return igdng_irq_handler(dev);
506
ed4cb414 507 iir = I915_READ(IIR);
a6b54f3f 508
05eff845
KP		 509 if (IS_I965G(dev)) {
510 vblank_status = I915_START_VBLANK_INTERRUPT_STATUS;
511 vblank_enable = PIPE_START_VBLANK_INTERRUPT_ENABLE;
512 } else {
513 vblank_status = I915_VBLANK_INTERRUPT_STATUS;
514 vblank_enable = I915_VBLANK_INTERRUPT_ENABLE;
515 }
af6061af 516
05eff845
KP		 517 for (;;) {
518 irq_received = iir != 0;
519
520 /* Can't rely on pipestat interrupt bit in iir as it might
521 * have been cleared after the pipestat interrupt was received.
522 * It doesn't set the bit in iir again, but it still produces
523 * interrupts (for non-MSI).
524 */
525 spin_lock_irqsave(&dev_priv->user_irq_lock, irqflags);
526 pipea_stats = I915_READ(PIPEASTAT);
527 pipeb_stats = I915_READ(PIPEBSTAT);
79e53945 528
8a905236
JB		 529 if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
530 i915_handle_error(dev);
531
cdfbc41f
EA		 532 /*
533 * Clear the PIPE(A|B)STAT regs before the IIR
534 */
05eff845 535 if (pipea_stats & 0x8000ffff) {
7662c8bd
SL		 536 if (pipea_stats & PIPE_FIFO_UNDERRUN_STATUS)
537 DRM_DEBUG("pipe a underrun\n");
cdfbc41f 538 I915_WRITE(PIPEASTAT, pipea_stats);
05eff845 539 irq_received = 1;
cdfbc41f 540 }
1da177e4 541
05eff845 542 if (pipeb_stats & 0x8000ffff) {
7662c8bd
SL		 543 if (pipeb_stats & PIPE_FIFO_UNDERRUN_STATUS)
544 DRM_DEBUG("pipe b underrun\n");
cdfbc41f 545 I915_WRITE(PIPEBSTAT, pipeb_stats);
05eff845 546 irq_received = 1;
cdfbc41f 547 }
05eff845
KP		 548 spin_unlock_irqrestore(&dev_priv->user_irq_lock, irqflags);
549
550 if (!irq_received)
551 break;
552
553 ret = IRQ_HANDLED;
8ee1c3db 554
5ca58282
JB		 555 /* Consume port. Then clear IIR or we'll miss events */
556 if ((I915_HAS_HOTPLUG(dev)) &&
557 (iir & I915_DISPLAY_PORT_INTERRUPT)) {
558 u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);
559
560 DRM_DEBUG("hotplug event received, stat 0x%08x\n",
561 hotplug_status);
562 if (hotplug_status & dev_priv->hotplug_supported_mask)
9c9fe1f8
EA		 563 queue_work(dev_priv->wq,
564 &dev_priv->hotplug_work);
5ca58282
JB		 565
566 I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status);
567 I915_READ(PORT_HOTPLUG_STAT);
04302965
SL		 568
569 /* EOS interrupts occurs */
570 if (IS_IGD(dev) &&
571 (hotplug_status & CRT_EOS_INT_STATUS)) {
572 u32 temp;
573
574 DRM_DEBUG("EOS interrupt occurs\n");
575 /* status is already cleared */
576 temp = I915_READ(ADPA);
577 temp &= ~ADPA_DAC_ENABLE;
578 I915_WRITE(ADPA, temp);
579
580 temp = I915_READ(PORT_HOTPLUG_EN);
581 temp &= ~CRT_EOS_INT_EN;
582 I915_WRITE(PORT_HOTPLUG_EN, temp);
583
584 temp = I915_READ(PORT_HOTPLUG_STAT);
585 if (temp & CRT_EOS_INT_STATUS)
586 I915_WRITE(PORT_HOTPLUG_STAT,
587 CRT_EOS_INT_STATUS);
588 }
5ca58282
JB		 589 }
590
cdfbc41f
EA		 591 I915_WRITE(IIR, iir);
592 new_iir = I915_READ(IIR); /* Flush posted writes */
7c463586 593
7c1c2871
DA		 594 if (dev->primary->master) {
595 master_priv = dev->primary->master->driver_priv;
596 if (master_priv->sarea_priv)
597 master_priv->sarea_priv->last_dispatch =
598 READ_BREADCRUMB(dev_priv);
599 }
0a3e67a4 600
cdfbc41f
EA		 601 if (iir & I915_USER_INTERRUPT) {
602 dev_priv->mm.irq_gem_seqno = i915_get_gem_seqno(dev);
603 DRM_WAKEUP(&dev_priv->irq_queue);
604 }
673a394b 605
05eff845 606 if (pipea_stats & vblank_status) {
cdfbc41f
EA		 607 vblank++;
608 drm_handle_vblank(dev, 0);
609 }
7c463586 610
05eff845 611 if (pipeb_stats & vblank_status) {
cdfbc41f
EA		 612 vblank++;
613 drm_handle_vblank(dev, 1);
614 }
7c463586 615
cdfbc41f
EA		 616 if ((pipeb_stats & I915_LEGACY_BLC_EVENT_STATUS) ||
617 (iir & I915_ASLE_INTERRUPT))
618 opregion_asle_intr(dev);
619
620 /* With MSI, interrupts are only generated when iir
621 * transitions from zero to nonzero. If another bit got
622 * set while we were handling the existing iir bits, then
623 * we would never get another interrupt.
624 *
625 * This is fine on non-MSI as well, as if we hit this path
626 * we avoid exiting the interrupt handler only to generate
627 * another one.
628 *
629 * Note that for MSI this could cause a stray interrupt report
630 * if an interrupt landed in the time between writing IIR and
631 * the posting read. This should be rare enough to never
632 * trigger the 99% of 100,000 interrupts test for disabling
633 * stray interrupts.
634 */
635 iir = new_iir;
05eff845 636 }
0a3e67a4 637
05eff845 638 return ret;
1da177e4
LT		 639}
640
af6061af 641static int i915_emit_irq(struct drm_device * dev)
1da177e4
LT		 642{
643 drm_i915_private_t *dev_priv = dev->dev_private;
7c1c2871 644 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
1da177e4
LT		 645 RING_LOCALS;
646
647 i915_kernel_lost_context(dev);
648
3e684eae 649 DRM_DEBUG("\n");
1da177e4 650
c99b058f 651 dev_priv->counter++;
c29b669c 652 if (dev_priv->counter > 0x7FFFFFFFUL)
c99b058f 653 dev_priv->counter = 1;
7c1c2871
DA		 654 if (master_priv->sarea_priv)
655 master_priv->sarea_priv->last_enqueue = dev_priv->counter;
c29b669c 656
0baf823a 657 BEGIN_LP_RING(4);
585fb111 658 OUT_RING(MI_STORE_DWORD_INDEX);
0baf823a 659 OUT_RING(I915_BREADCRUMB_INDEX << MI_STORE_DWORD_INDEX_SHIFT);
c29b669c 660 OUT_RING(dev_priv->counter);
585fb111 661 OUT_RING(MI_USER_INTERRUPT);
1da177e4 662 ADVANCE_LP_RING();
bc5f4523 663
c29b669c 664 return dev_priv->counter;
1da177e4
LT		 665}
666
673a394b 667void i915_user_irq_get(struct drm_device *dev)
ed4cb414
EA		 668{
669 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
e9d21d7f 670 unsigned long irqflags;
ed4cb414 671
e9d21d7f 672 spin_lock_irqsave(&dev_priv->user_irq_lock, irqflags);
036a4a7d
ZW		 673 if (dev->irq_enabled && (++dev_priv->user_irq_refcount == 1)) {
674 if (IS_IGDNG(dev))
675 igdng_enable_graphics_irq(dev_priv, GT_USER_INTERRUPT);
676 else
677 i915_enable_irq(dev_priv, I915_USER_INTERRUPT);
678 }
e9d21d7f 679 spin_unlock_irqrestore(&dev_priv->user_irq_lock, irqflags);
ed4cb414
EA		 680}
681
0a3e67a4 682void i915_user_irq_put(struct drm_device *dev)
ed4cb414
EA		 683{
684 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
e9d21d7f 685 unsigned long irqflags;
ed4cb414 686
e9d21d7f 687 spin_lock_irqsave(&dev_priv->user_irq_lock, irqflags);
ed4cb414 688 BUG_ON(dev->irq_enabled && dev_priv->user_irq_refcount <= 0);
036a4a7d
ZW		 689 if (dev->irq_enabled && (--dev_priv->user_irq_refcount == 0)) {
690 if (IS_IGDNG(dev))
691 igdng_disable_graphics_irq(dev_priv, GT_USER_INTERRUPT);
692 else
693 i915_disable_irq(dev_priv, I915_USER_INTERRUPT);
694 }
e9d21d7f 695 spin_unlock_irqrestore(&dev_priv->user_irq_lock, irqflags);
ed4cb414
EA		 696}
697
84b1fd10 698static int i915_wait_irq(struct drm_device * dev, int irq_nr)
1da177e4
LT		 699{
700 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
7c1c2871 701 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
1da177e4
LT		 702 int ret = 0;
703
3e684eae 704 DRM_DEBUG("irq_nr=%d breadcrumb=%d\n", irq_nr,
1da177e4
LT		 705 READ_BREADCRUMB(dev_priv));
706
ed4cb414 707 if (READ_BREADCRUMB(dev_priv) >= irq_nr) {
7c1c2871
DA		 708 if (master_priv->sarea_priv)
709 master_priv->sarea_priv->last_dispatch = READ_BREADCRUMB(dev_priv);
1da177e4 710 return 0;
ed4cb414 711 }
1da177e4 712
7c1c2871
DA		 713 if (master_priv->sarea_priv)
714 master_priv->sarea_priv->perf_boxes |= I915_BOX_WAIT;
1da177e4 715
ed4cb414 716 i915_user_irq_get(dev);
1da177e4
LT		 717 DRM_WAIT_ON(ret, dev_priv->irq_queue, 3 * DRM_HZ,
718 READ_BREADCRUMB(dev_priv) >= irq_nr);
ed4cb414 719 i915_user_irq_put(dev);
1da177e4 720
20caafa6 721 if (ret == -EBUSY) {
3e684eae 722 DRM_ERROR("EBUSY -- rec: %d emitted: %d\n",
1da177e4
LT		 723 READ_BREADCRUMB(dev_priv), (int)dev_priv->counter);
724 }
725
af6061af
DA		 726 return ret;
727}
728
1da177e4
LT		 729/* Needs the lock as it touches the ring.
730 */
c153f45f
EA		 731int i915_irq_emit(struct drm_device *dev, void *data,
732 struct drm_file *file_priv)
1da177e4 733{
1da177e4 734 drm_i915_private_t *dev_priv = dev->dev_private;
c153f45f 735 drm_i915_irq_emit_t *emit = data;
1da177e4
LT		 736 int result;
737
07f4f8bf 738 if (!dev_priv || !dev_priv->ring.virtual_start) {
3e684eae 739 DRM_ERROR("called with no initialization\n");
20caafa6 740 return -EINVAL;
1da177e4 741 }
299eb93c
EA		 742
743 RING_LOCK_TEST_WITH_RETURN(dev, file_priv);
744
546b0974 745 mutex_lock(&dev->struct_mutex);
1da177e4 746 result = i915_emit_irq(dev);
546b0974 747 mutex_unlock(&dev->struct_mutex);
1da177e4 748
c153f45f 749 if (DRM_COPY_TO_USER(emit->irq_seq, &result, sizeof(int))) {
1da177e4 750 DRM_ERROR("copy_to_user\n");
20caafa6 751 return -EFAULT;
1da177e4
LT		 752 }
753
754 return 0;
755}
756
757/* Doesn't need the hardware lock.
758 */
c153f45f
EA		 759int i915_irq_wait(struct drm_device *dev, void *data,
760 struct drm_file *file_priv)
1da177e4 761{
1da177e4 762 drm_i915_private_t *dev_priv = dev->dev_private;
c153f45f 763 drm_i915_irq_wait_t *irqwait = data;
1da177e4
LT		 764
765 if (!dev_priv) {
3e684eae 766 DRM_ERROR("called with no initialization\n");
20caafa6 767 return -EINVAL;
1da177e4
LT		 768 }
769
c153f45f 770 return i915_wait_irq(dev, irqwait->irq_seq);
1da177e4
LT		 771}
772
42f52ef8
KP		 773/* Called from drm generic code, passed 'crtc' which
774 * we use as a pipe index
775 */
776int i915_enable_vblank(struct drm_device *dev, int pipe)
0a3e67a4
JB		 777{
778 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
e9d21d7f 779 unsigned long irqflags;
71e0ffa5
JB		 780 int pipeconf_reg = (pipe == 0) ? PIPEACONF : PIPEBCONF;
781 u32 pipeconf;
782
783 pipeconf = I915_READ(pipeconf_reg);
784 if (!(pipeconf & PIPEACONF_ENABLE))
785 return -EINVAL;
0a3e67a4 786
036a4a7d
ZW		 787 if (IS_IGDNG(dev))
788 return 0;
789
e9d21d7f 790 spin_lock_irqsave(&dev_priv->user_irq_lock, irqflags);
e9d21d7f 791 if (IS_I965G(dev))
7c463586
KP		 792 i915_enable_pipestat(dev_priv, pipe,
793 PIPE_START_VBLANK_INTERRUPT_ENABLE);
e9d21d7f 794 else
7c463586
KP		 795 i915_enable_pipestat(dev_priv, pipe,
796 PIPE_VBLANK_INTERRUPT_ENABLE);
e9d21d7f 797 spin_unlock_irqrestore(&dev_priv->user_irq_lock, irqflags);
0a3e67a4
JB		 798 return 0;
799}
800
42f52ef8
KP		 801/* Called from drm generic code, passed 'crtc' which
802 * we use as a pipe index
803 */
804void i915_disable_vblank(struct drm_device *dev, int pipe)
0a3e67a4
JB		 805{
806 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
e9d21d7f 807 unsigned long irqflags;
0a3e67a4 808
036a4a7d
ZW		 809 if (IS_IGDNG(dev))
810 return;
811
e9d21d7f 812 spin_lock_irqsave(&dev_priv->user_irq_lock, irqflags);
7c463586
KP		 813 i915_disable_pipestat(dev_priv, pipe,
814 PIPE_VBLANK_INTERRUPT_ENABLE |
815 PIPE_START_VBLANK_INTERRUPT_ENABLE);
e9d21d7f 816 spin_unlock_irqrestore(&dev_priv->user_irq_lock, irqflags);
0a3e67a4
JB		 817}
818
79e53945
JB		 819void i915_enable_interrupt (struct drm_device *dev)
820{
821 struct drm_i915_private *dev_priv = dev->dev_private;
e170b030
ZW		 822
823 if (!IS_IGDNG(dev))
824 opregion_enable_asle(dev);
79e53945
JB		 825 dev_priv->irq_enabled = 1;
826}
827
828
702880f2
DA		 829/* Set the vblank monitor pipe
830 */
c153f45f
EA		 831int i915_vblank_pipe_set(struct drm_device *dev, void *data,
832 struct drm_file *file_priv)
702880f2 833{
702880f2 834 drm_i915_private_t *dev_priv = dev->dev_private;
702880f2
DA		 835
836 if (!dev_priv) {
3e684eae 837 DRM_ERROR("called with no initialization\n");
20caafa6 838 return -EINVAL;
702880f2
DA		 839 }
840
5b51694a 841 return 0;
702880f2
DA		 842}
843
c153f45f
EA		 844int i915_vblank_pipe_get(struct drm_device *dev, void *data,
845 struct drm_file *file_priv)
702880f2 846{
702880f2 847 drm_i915_private_t *dev_priv = dev->dev_private;
c153f45f 848 drm_i915_vblank_pipe_t *pipe = data;
702880f2
DA		 849
850 if (!dev_priv) {
3e684eae 851 DRM_ERROR("called with no initialization\n");
20caafa6 852 return -EINVAL;
702880f2
DA		 853 }
854
0a3e67a4 855 pipe->pipe = DRM_I915_VBLANK_PIPE_A | DRM_I915_VBLANK_PIPE_B;
c153f45f 856
702880f2
DA		 857 return 0;
858}
859
a6b54f3f
MD		 860/**
861 * Schedule buffer swap at given vertical blank.
862 */
c153f45f
EA		 863int i915_vblank_swap(struct drm_device *dev, void *data,
864 struct drm_file *file_priv)
a6b54f3f 865{
bd95e0a4
EA		 866 /* The delayed swap mechanism was fundamentally racy, and has been
867 * removed. The model was that the client requested a delayed flip/swap
868 * from the kernel, then waited for vblank before continuing to perform
869 * rendering. The problem was that the kernel might wake the client
870 * up before it dispatched the vblank swap (since the lock has to be
871 * held while touching the ringbuffer), in which case the client would
872 * clear and start the next frame before the swap occurred, and
873 * flicker would occur in addition to likely missing the vblank.
874 *
875 * In the absence of this ioctl, userland falls back to a correct path
876 * of waiting for a vblank, then dispatching the swap on its own.
877 * Context switching to userland and back is plenty fast enough for
878 * meeting the requirements of vblank swapping.
0a3e67a4 879 */
bd95e0a4 880 return -EINVAL;
a6b54f3f
MD		 881}
882
1da177e4
LT		 883/* drm_dma.h hooks
884*/
036a4a7d
ZW		 885static void igdng_irq_preinstall(struct drm_device *dev)
886{
887 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
888
889 I915_WRITE(HWSTAM, 0xeffe);
890
891 /* XXX hotplug from PCH */
892
893 I915_WRITE(DEIMR, 0xffffffff);
894 I915_WRITE(DEIER, 0x0);
895 (void) I915_READ(DEIER);
896
897 /* and GT */
898 I915_WRITE(GTIMR, 0xffffffff);
899 I915_WRITE(GTIER, 0x0);
900 (void) I915_READ(GTIER);
901}
902
903static int igdng_irq_postinstall(struct drm_device *dev)
904{
905 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
906 /* enable kind of interrupts always enabled */
907 u32 display_mask = DE_MASTER_IRQ_CONTROL /*| DE_PCH_EVENT */;
908 u32 render_mask = GT_USER_INTERRUPT;
909
910 dev_priv->irq_mask_reg = ~display_mask;
911 dev_priv->de_irq_enable_reg = display_mask;
912
913 /* should always can generate irq */
914 I915_WRITE(DEIIR, I915_READ(DEIIR));
915 I915_WRITE(DEIMR, dev_priv->irq_mask_reg);
916 I915_WRITE(DEIER, dev_priv->de_irq_enable_reg);
917 (void) I915_READ(DEIER);
918
919 /* user interrupt should be enabled, but masked initial */
920 dev_priv->gt_irq_mask_reg = 0xffffffff;
921 dev_priv->gt_irq_enable_reg = render_mask;
922
923 I915_WRITE(GTIIR, I915_READ(GTIIR));
924 I915_WRITE(GTIMR, dev_priv->gt_irq_mask_reg);
925 I915_WRITE(GTIER, dev_priv->gt_irq_enable_reg);
926 (void) I915_READ(GTIER);
927
928 return 0;
929}
930
84b1fd10 931void i915_driver_irq_preinstall(struct drm_device * dev)
1da177e4
LT		 932{
933 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
934
79e53945
JB		 935 atomic_set(&dev_priv->irq_received, 0);
936
036a4a7d 937 INIT_WORK(&dev_priv->hotplug_work, i915_hotplug_work_func);
8a905236 938 INIT_WORK(&dev_priv->error_work, i915_error_work_func);
036a4a7d
ZW		 939
940 if (IS_IGDNG(dev)) {
941 igdng_irq_preinstall(dev);
942 return;
943 }
944
5ca58282
JB		 945 if (I915_HAS_HOTPLUG(dev)) {
946 I915_WRITE(PORT_HOTPLUG_EN, 0);
947 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
948 }
949
0a3e67a4 950 I915_WRITE(HWSTAM, 0xeffe);
7c463586
KP		 951 I915_WRITE(PIPEASTAT, 0);
952 I915_WRITE(PIPEBSTAT, 0);
0a3e67a4 953 I915_WRITE(IMR, 0xffffffff);
ed4cb414 954 I915_WRITE(IER, 0x0);
7c463586 955 (void) I915_READ(IER);
1da177e4
LT		 956}
957
0a3e67a4 958int i915_driver_irq_postinstall(struct drm_device *dev)
1da177e4
LT		 959{
960 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
5ca58282 961 u32 enable_mask = I915_INTERRUPT_ENABLE_FIX | I915_INTERRUPT_ENABLE_VAR;
63eeaf38 962 u32 error_mask;
0a3e67a4 963
036a4a7d
ZW		 964 DRM_INIT_WAITQUEUE(&dev_priv->irq_queue);
965
0a3e67a4 966 dev_priv->vblank_pipe = DRM_I915_VBLANK_PIPE_A | DRM_I915_VBLANK_PIPE_B;
0a3e67a4 967
036a4a7d
ZW		 968 if (IS_IGDNG(dev))
969 return igdng_irq_postinstall(dev);
970
7c463586
KP		 971 /* Unmask the interrupts that we always want on. */
972 dev_priv->irq_mask_reg = ~I915_INTERRUPT_ENABLE_FIX;
973
974 dev_priv->pipestat[0] = 0;
975 dev_priv->pipestat[1] = 0;
976
5ca58282
JB		 977 if (I915_HAS_HOTPLUG(dev)) {
978 u32 hotplug_en = I915_READ(PORT_HOTPLUG_EN);
979
980 /* Leave other bits alone */
981 hotplug_en |= HOTPLUG_EN_MASK;
982 I915_WRITE(PORT_HOTPLUG_EN, hotplug_en);
983
984 dev_priv->hotplug_supported_mask = CRT_HOTPLUG_INT_STATUS |
985 TV_HOTPLUG_INT_STATUS | SDVOC_HOTPLUG_INT_STATUS |
986 SDVOB_HOTPLUG_INT_STATUS;
987 if (IS_G4X(dev)) {
988 dev_priv->hotplug_supported_mask |=
989 HDMIB_HOTPLUG_INT_STATUS |
990 HDMIC_HOTPLUG_INT_STATUS |
991 HDMID_HOTPLUG_INT_STATUS;
992 }
993 /* Enable in IER... */
994 enable_mask |= I915_DISPLAY_PORT_INTERRUPT;
995 /* and unmask in IMR */
996 i915_enable_irq(dev_priv, I915_DISPLAY_PORT_INTERRUPT);
997 }
998
63eeaf38
JB		 999 /*
1000 * Enable some error detection, note the instruction error mask
1001 * bit is reserved, so we leave it masked.
1002 */
1003 if (IS_G4X(dev)) {
1004 error_mask = ~(GM45_ERROR_PAGE_TABLE |
1005 GM45_ERROR_MEM_PRIV |
1006 GM45_ERROR_CP_PRIV |
1007 I915_ERROR_MEMORY_REFRESH);
1008 } else {
1009 error_mask = ~(I915_ERROR_PAGE_TABLE |
1010 I915_ERROR_MEMORY_REFRESH);
1011 }
1012 I915_WRITE(EMR, error_mask);
1013
7c463586
KP		 1014 /* Disable pipe interrupt enables, clear pending pipe status */
1015 I915_WRITE(PIPEASTAT, I915_READ(PIPEASTAT) & 0x8000ffff);
1016 I915_WRITE(PIPEBSTAT, I915_READ(PIPEBSTAT) & 0x8000ffff);
1017 /* Clear pending interrupt status */
1018 I915_WRITE(IIR, I915_READ(IIR));
8ee1c3db 1019
5ca58282 1020 I915_WRITE(IER, enable_mask);
7c463586 1021 I915_WRITE(IMR, dev_priv->irq_mask_reg);
ed4cb414
EA		 1022 (void) I915_READ(IER);
1023
8ee1c3db 1024 opregion_enable_asle(dev);
0a3e67a4
JB		 1025
1026 return 0;
1da177e4
LT		 1027}
1028
036a4a7d
ZW		 1029static void igdng_irq_uninstall(struct drm_device *dev)
1030{
1031 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1032 I915_WRITE(HWSTAM, 0xffffffff);
1033
1034 I915_WRITE(DEIMR, 0xffffffff);
1035 I915_WRITE(DEIER, 0x0);
1036 I915_WRITE(DEIIR, I915_READ(DEIIR));
1037
1038 I915_WRITE(GTIMR, 0xffffffff);
1039 I915_WRITE(GTIER, 0x0);
1040 I915_WRITE(GTIIR, I915_READ(GTIIR));
1041}
1042
84b1fd10 1043void i915_driver_irq_uninstall(struct drm_device * dev)
1da177e4
LT		 1044{
1045 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
91e3738e 1046
1da177e4
LT		 1047 if (!dev_priv)
1048 return;
1049
0a3e67a4
JB		 1050 dev_priv->vblank_pipe = 0;
1051
036a4a7d
ZW		 1052 if (IS_IGDNG(dev)) {
1053 igdng_irq_uninstall(dev);
1054 return;
1055 }
1056
5ca58282
JB		 1057 if (I915_HAS_HOTPLUG(dev)) {
1058 I915_WRITE(PORT_HOTPLUG_EN, 0);
1059 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
1060 }
1061
0a3e67a4 1062 I915_WRITE(HWSTAM, 0xffffffff);
7c463586
KP		 1063 I915_WRITE(PIPEASTAT, 0);
1064 I915_WRITE(PIPEBSTAT, 0);
0a3e67a4 1065 I915_WRITE(IMR, 0xffffffff);
ed4cb414 1066 I915_WRITE(IER, 0x0);
af6061af 1067
7c463586
KP		 1068 I915_WRITE(PIPEASTAT, I915_READ(PIPEASTAT) & 0x8000ffff);
1069 I915_WRITE(PIPEBSTAT, I915_READ(PIPEBSTAT) & 0x8000ffff);
1070 I915_WRITE(IIR, I915_READ(IIR));
1da177e4 1071}
kernel source for telekom puls (alcatel/mediatek)