Commit | Line | Data |
---|---|---|
1c248b7d ID |
1 | /* exynos_drm_fimd.c |
2 | * | |
3 | * Copyright (C) 2011 Samsung Electronics Co.Ltd | |
4 | * Authors: | |
5 | * Joonyoung Shim <jy0922.shim@samsung.com> | |
6 | * Inki Dae <inki.dae@samsung.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of the GNU General Public License as published by the | |
10 | * Free Software Foundation; either version 2 of the License, or (at your | |
11 | * option) any later version. | |
12 | * | |
13 | */ | |
14 | #include "drmP.h" | |
15 | ||
16 | #include <linux/kernel.h> | |
17 | #include <linux/module.h> | |
18 | #include <linux/platform_device.h> | |
19 | #include <linux/clk.h> | |
cb91f6a0 | 20 | #include <linux/pm_runtime.h> |
1c248b7d ID |
21 | |
22 | #include <drm/exynos_drm.h> | |
23 | #include <plat/regs-fb-v4.h> | |
24 | ||
25 | #include "exynos_drm_drv.h" | |
26 | #include "exynos_drm_fbdev.h" | |
27 | #include "exynos_drm_crtc.h" | |
28 | ||
29 | /* | |
30 | * FIMD is stand for Fully Interactive Mobile Display and | |
31 | * as a display controller, it transfers contents drawn on memory | |
32 | * to a LCD Panel through Display Interfaces such as RGB or | |
33 | * CPU Interface. | |
34 | */ | |
35 | ||
36 | /* position control register for hardware window 0, 2 ~ 4.*/ | |
37 | #define VIDOSD_A(win) (VIDOSD_BASE + 0x00 + (win) * 16) | |
38 | #define VIDOSD_B(win) (VIDOSD_BASE + 0x04 + (win) * 16) | |
39 | /* size control register for hardware window 0. */ | |
40 | #define VIDOSD_C_SIZE_W0 (VIDOSD_BASE + 0x08) | |
41 | /* alpha control register for hardware window 1 ~ 4. */ | |
42 | #define VIDOSD_C(win) (VIDOSD_BASE + 0x18 + (win) * 16) | |
43 | /* size control register for hardware window 1 ~ 4. */ | |
44 | #define VIDOSD_D(win) (VIDOSD_BASE + 0x0C + (win) * 16) | |
45 | ||
46 | #define VIDWx_BUF_START(win, buf) (VIDW_BUF_START(buf) + (win) * 8) | |
47 | #define VIDWx_BUF_END(win, buf) (VIDW_BUF_END(buf) + (win) * 8) | |
48 | #define VIDWx_BUF_SIZE(win, buf) (VIDW_BUF_SIZE(buf) + (win) * 4) | |
49 | ||
50 | /* color key control register for hardware window 1 ~ 4. */ | |
51 | #define WKEYCON0_BASE(x) ((WKEYCON0 + 0x140) + (x * 8)) | |
52 | /* color key value register for hardware window 1 ~ 4. */ | |
53 | #define WKEYCON1_BASE(x) ((WKEYCON1 + 0x140) + (x * 8)) | |
54 | ||
55 | /* FIMD has totally five hardware windows. */ | |
56 | #define WINDOWS_NR 5 | |
57 | ||
58 | #define get_fimd_context(dev) platform_get_drvdata(to_platform_device(dev)) | |
59 | ||
60 | struct fimd_win_data { | |
61 | unsigned int offset_x; | |
62 | unsigned int offset_y; | |
19c8b834 ID |
63 | unsigned int ovl_width; |
64 | unsigned int ovl_height; | |
65 | unsigned int fb_width; | |
66 | unsigned int fb_height; | |
1c248b7d | 67 | unsigned int bpp; |
2c871127 | 68 | dma_addr_t dma_addr; |
1c248b7d ID |
69 | void __iomem *vaddr; |
70 | unsigned int buf_offsize; | |
71 | unsigned int line_size; /* bytes */ | |
ec05da95 | 72 | bool enabled; |
1c248b7d ID |
73 | }; |
74 | ||
75 | struct fimd_context { | |
76 | struct exynos_drm_subdrv subdrv; | |
77 | int irq; | |
78 | struct drm_crtc *crtc; | |
79 | struct clk *bus_clk; | |
80 | struct clk *lcd_clk; | |
1c248b7d ID |
81 | void __iomem *regs; |
82 | struct fimd_win_data win_data[WINDOWS_NR]; | |
83 | unsigned int clkdiv; | |
84 | unsigned int default_win; | |
85 | unsigned long irq_flags; | |
86 | u32 vidcon0; | |
87 | u32 vidcon1; | |
cb91f6a0 | 88 | bool suspended; |
c32b06ef | 89 | struct mutex lock; |
1c248b7d | 90 | |
607c50d4 | 91 | struct exynos_drm_panel_info *panel; |
1c248b7d ID |
92 | }; |
93 | ||
94 | static bool fimd_display_is_connected(struct device *dev) | |
95 | { | |
1c248b7d ID |
96 | DRM_DEBUG_KMS("%s\n", __FILE__); |
97 | ||
98 | /* TODO. */ | |
99 | ||
100 | return true; | |
101 | } | |
102 | ||
607c50d4 | 103 | static void *fimd_get_panel(struct device *dev) |
1c248b7d ID |
104 | { |
105 | struct fimd_context *ctx = get_fimd_context(dev); | |
106 | ||
107 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
108 | ||
607c50d4 | 109 | return ctx->panel; |
1c248b7d ID |
110 | } |
111 | ||
112 | static int fimd_check_timing(struct device *dev, void *timing) | |
113 | { | |
1c248b7d ID |
114 | DRM_DEBUG_KMS("%s\n", __FILE__); |
115 | ||
116 | /* TODO. */ | |
117 | ||
118 | return 0; | |
119 | } | |
120 | ||
121 | static int fimd_display_power_on(struct device *dev, int mode) | |
122 | { | |
1c248b7d ID |
123 | DRM_DEBUG_KMS("%s\n", __FILE__); |
124 | ||
ec05da95 | 125 | /* TODO */ |
1c248b7d ID |
126 | |
127 | return 0; | |
128 | } | |
129 | ||
74ccc539 | 130 | static struct exynos_drm_display_ops fimd_display_ops = { |
1c248b7d ID |
131 | .type = EXYNOS_DISPLAY_TYPE_LCD, |
132 | .is_connected = fimd_display_is_connected, | |
607c50d4 | 133 | .get_panel = fimd_get_panel, |
1c248b7d ID |
134 | .check_timing = fimd_check_timing, |
135 | .power_on = fimd_display_power_on, | |
136 | }; | |
137 | ||
ec05da95 ID |
138 | static void fimd_dpms(struct device *subdrv_dev, int mode) |
139 | { | |
c32b06ef ID |
140 | struct fimd_context *ctx = get_fimd_context(subdrv_dev); |
141 | ||
ec05da95 ID |
142 | DRM_DEBUG_KMS("%s, %d\n", __FILE__, mode); |
143 | ||
c32b06ef ID |
144 | mutex_lock(&ctx->lock); |
145 | ||
cb91f6a0 JS |
146 | switch (mode) { |
147 | case DRM_MODE_DPMS_ON: | |
c32b06ef ID |
148 | /* |
149 | * enable fimd hardware only if suspended status. | |
150 | * | |
151 | * P.S. fimd_dpms function would be called at booting time so | |
152 | * clk_enable could be called double time. | |
153 | */ | |
154 | if (ctx->suspended) | |
155 | pm_runtime_get_sync(subdrv_dev); | |
cb91f6a0 JS |
156 | break; |
157 | case DRM_MODE_DPMS_STANDBY: | |
158 | case DRM_MODE_DPMS_SUSPEND: | |
159 | case DRM_MODE_DPMS_OFF: | |
373af0c0 ID |
160 | if (!ctx->suspended) |
161 | pm_runtime_put_sync(subdrv_dev); | |
cb91f6a0 JS |
162 | break; |
163 | default: | |
164 | DRM_DEBUG_KMS("unspecified mode %d\n", mode); | |
165 | break; | |
166 | } | |
c32b06ef ID |
167 | |
168 | mutex_unlock(&ctx->lock); | |
ec05da95 ID |
169 | } |
170 | ||
171 | static void fimd_apply(struct device *subdrv_dev) | |
172 | { | |
173 | struct fimd_context *ctx = get_fimd_context(subdrv_dev); | |
677e84c1 | 174 | struct exynos_drm_manager *mgr = ctx->subdrv.manager; |
ec05da95 ID |
175 | struct exynos_drm_manager_ops *mgr_ops = mgr->ops; |
176 | struct exynos_drm_overlay_ops *ovl_ops = mgr->overlay_ops; | |
177 | struct fimd_win_data *win_data; | |
864ee9e6 | 178 | int i; |
ec05da95 ID |
179 | |
180 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
181 | ||
864ee9e6 JS |
182 | for (i = 0; i < WINDOWS_NR; i++) { |
183 | win_data = &ctx->win_data[i]; | |
184 | if (win_data->enabled && (ovl_ops && ovl_ops->commit)) | |
185 | ovl_ops->commit(subdrv_dev, i); | |
186 | } | |
ec05da95 ID |
187 | |
188 | if (mgr_ops && mgr_ops->commit) | |
189 | mgr_ops->commit(subdrv_dev); | |
190 | } | |
191 | ||
1c248b7d ID |
192 | static void fimd_commit(struct device *dev) |
193 | { | |
194 | struct fimd_context *ctx = get_fimd_context(dev); | |
607c50d4 ECK |
195 | struct exynos_drm_panel_info *panel = ctx->panel; |
196 | struct fb_videomode *timing = &panel->timing; | |
1c248b7d ID |
197 | u32 val; |
198 | ||
e30d4bcf ID |
199 | if (ctx->suspended) |
200 | return; | |
201 | ||
1c248b7d ID |
202 | DRM_DEBUG_KMS("%s\n", __FILE__); |
203 | ||
204 | /* setup polarity values from machine code. */ | |
205 | writel(ctx->vidcon1, ctx->regs + VIDCON1); | |
206 | ||
207 | /* setup vertical timing values. */ | |
208 | val = VIDTCON0_VBPD(timing->upper_margin - 1) | | |
209 | VIDTCON0_VFPD(timing->lower_margin - 1) | | |
210 | VIDTCON0_VSPW(timing->vsync_len - 1); | |
211 | writel(val, ctx->regs + VIDTCON0); | |
212 | ||
213 | /* setup horizontal timing values. */ | |
214 | val = VIDTCON1_HBPD(timing->left_margin - 1) | | |
215 | VIDTCON1_HFPD(timing->right_margin - 1) | | |
216 | VIDTCON1_HSPW(timing->hsync_len - 1); | |
217 | writel(val, ctx->regs + VIDTCON1); | |
218 | ||
219 | /* setup horizontal and vertical display size. */ | |
220 | val = VIDTCON2_LINEVAL(timing->yres - 1) | | |
221 | VIDTCON2_HOZVAL(timing->xres - 1); | |
222 | writel(val, ctx->regs + VIDTCON2); | |
223 | ||
224 | /* setup clock source, clock divider, enable dma. */ | |
225 | val = ctx->vidcon0; | |
226 | val &= ~(VIDCON0_CLKVAL_F_MASK | VIDCON0_CLKDIR); | |
227 | ||
228 | if (ctx->clkdiv > 1) | |
229 | val |= VIDCON0_CLKVAL_F(ctx->clkdiv - 1) | VIDCON0_CLKDIR; | |
230 | else | |
231 | val &= ~VIDCON0_CLKDIR; /* 1:1 clock */ | |
232 | ||
233 | /* | |
234 | * fields of register with prefix '_F' would be updated | |
235 | * at vsync(same as dma start) | |
236 | */ | |
237 | val |= VIDCON0_ENVID | VIDCON0_ENVID_F; | |
238 | writel(val, ctx->regs + VIDCON0); | |
239 | } | |
240 | ||
241 | static int fimd_enable_vblank(struct device *dev) | |
242 | { | |
243 | struct fimd_context *ctx = get_fimd_context(dev); | |
244 | u32 val; | |
245 | ||
246 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
247 | ||
cb91f6a0 JS |
248 | if (ctx->suspended) |
249 | return -EPERM; | |
250 | ||
1c248b7d ID |
251 | if (!test_and_set_bit(0, &ctx->irq_flags)) { |
252 | val = readl(ctx->regs + VIDINTCON0); | |
253 | ||
254 | val |= VIDINTCON0_INT_ENABLE; | |
255 | val |= VIDINTCON0_INT_FRAME; | |
256 | ||
257 | val &= ~VIDINTCON0_FRAMESEL0_MASK; | |
258 | val |= VIDINTCON0_FRAMESEL0_VSYNC; | |
259 | val &= ~VIDINTCON0_FRAMESEL1_MASK; | |
260 | val |= VIDINTCON0_FRAMESEL1_NONE; | |
261 | ||
262 | writel(val, ctx->regs + VIDINTCON0); | |
263 | } | |
264 | ||
265 | return 0; | |
266 | } | |
267 | ||
268 | static void fimd_disable_vblank(struct device *dev) | |
269 | { | |
270 | struct fimd_context *ctx = get_fimd_context(dev); | |
271 | u32 val; | |
272 | ||
273 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
274 | ||
cb91f6a0 JS |
275 | if (ctx->suspended) |
276 | return; | |
277 | ||
1c248b7d ID |
278 | if (test_and_clear_bit(0, &ctx->irq_flags)) { |
279 | val = readl(ctx->regs + VIDINTCON0); | |
280 | ||
281 | val &= ~VIDINTCON0_INT_FRAME; | |
282 | val &= ~VIDINTCON0_INT_ENABLE; | |
283 | ||
284 | writel(val, ctx->regs + VIDINTCON0); | |
285 | } | |
286 | } | |
287 | ||
288 | static struct exynos_drm_manager_ops fimd_manager_ops = { | |
ec05da95 ID |
289 | .dpms = fimd_dpms, |
290 | .apply = fimd_apply, | |
1c248b7d ID |
291 | .commit = fimd_commit, |
292 | .enable_vblank = fimd_enable_vblank, | |
293 | .disable_vblank = fimd_disable_vblank, | |
294 | }; | |
295 | ||
296 | static void fimd_win_mode_set(struct device *dev, | |
297 | struct exynos_drm_overlay *overlay) | |
298 | { | |
299 | struct fimd_context *ctx = get_fimd_context(dev); | |
300 | struct fimd_win_data *win_data; | |
864ee9e6 | 301 | int win; |
19c8b834 | 302 | unsigned long offset; |
1c248b7d ID |
303 | |
304 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
305 | ||
306 | if (!overlay) { | |
307 | dev_err(dev, "overlay is NULL\n"); | |
308 | return; | |
309 | } | |
310 | ||
864ee9e6 JS |
311 | win = overlay->zpos; |
312 | if (win == DEFAULT_ZPOS) | |
313 | win = ctx->default_win; | |
314 | ||
315 | if (win < 0 || win > WINDOWS_NR) | |
316 | return; | |
317 | ||
19c8b834 ID |
318 | offset = overlay->fb_x * (overlay->bpp >> 3); |
319 | offset += overlay->fb_y * overlay->pitch; | |
320 | ||
321 | DRM_DEBUG_KMS("offset = 0x%lx, pitch = %x\n", offset, overlay->pitch); | |
322 | ||
864ee9e6 | 323 | win_data = &ctx->win_data[win]; |
1c248b7d | 324 | |
19c8b834 ID |
325 | win_data->offset_x = overlay->crtc_x; |
326 | win_data->offset_y = overlay->crtc_y; | |
327 | win_data->ovl_width = overlay->crtc_width; | |
328 | win_data->ovl_height = overlay->crtc_height; | |
329 | win_data->fb_width = overlay->fb_width; | |
330 | win_data->fb_height = overlay->fb_height; | |
229d3534 SWK |
331 | win_data->dma_addr = overlay->dma_addr[0] + offset; |
332 | win_data->vaddr = overlay->vaddr[0] + offset; | |
1c248b7d | 333 | win_data->bpp = overlay->bpp; |
19c8b834 ID |
334 | win_data->buf_offsize = (overlay->fb_width - overlay->crtc_width) * |
335 | (overlay->bpp >> 3); | |
336 | win_data->line_size = overlay->crtc_width * (overlay->bpp >> 3); | |
337 | ||
338 | DRM_DEBUG_KMS("offset_x = %d, offset_y = %d\n", | |
339 | win_data->offset_x, win_data->offset_y); | |
340 | DRM_DEBUG_KMS("ovl_width = %d, ovl_height = %d\n", | |
341 | win_data->ovl_width, win_data->ovl_height); | |
342 | DRM_DEBUG_KMS("paddr = 0x%lx, vaddr = 0x%lx\n", | |
2c871127 | 343 | (unsigned long)win_data->dma_addr, |
19c8b834 ID |
344 | (unsigned long)win_data->vaddr); |
345 | DRM_DEBUG_KMS("fb_width = %d, crtc_width = %d\n", | |
346 | overlay->fb_width, overlay->crtc_width); | |
1c248b7d ID |
347 | } |
348 | ||
349 | static void fimd_win_set_pixfmt(struct device *dev, unsigned int win) | |
350 | { | |
351 | struct fimd_context *ctx = get_fimd_context(dev); | |
352 | struct fimd_win_data *win_data = &ctx->win_data[win]; | |
353 | unsigned long val; | |
354 | ||
355 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
356 | ||
357 | val = WINCONx_ENWIN; | |
358 | ||
359 | switch (win_data->bpp) { | |
360 | case 1: | |
361 | val |= WINCON0_BPPMODE_1BPP; | |
362 | val |= WINCONx_BITSWP; | |
363 | val |= WINCONx_BURSTLEN_4WORD; | |
364 | break; | |
365 | case 2: | |
366 | val |= WINCON0_BPPMODE_2BPP; | |
367 | val |= WINCONx_BITSWP; | |
368 | val |= WINCONx_BURSTLEN_8WORD; | |
369 | break; | |
370 | case 4: | |
371 | val |= WINCON0_BPPMODE_4BPP; | |
372 | val |= WINCONx_BITSWP; | |
373 | val |= WINCONx_BURSTLEN_8WORD; | |
374 | break; | |
375 | case 8: | |
376 | val |= WINCON0_BPPMODE_8BPP_PALETTE; | |
377 | val |= WINCONx_BURSTLEN_8WORD; | |
378 | val |= WINCONx_BYTSWP; | |
379 | break; | |
380 | case 16: | |
381 | val |= WINCON0_BPPMODE_16BPP_565; | |
382 | val |= WINCONx_HAWSWP; | |
383 | val |= WINCONx_BURSTLEN_16WORD; | |
384 | break; | |
385 | case 24: | |
386 | val |= WINCON0_BPPMODE_24BPP_888; | |
387 | val |= WINCONx_WSWP; | |
388 | val |= WINCONx_BURSTLEN_16WORD; | |
389 | break; | |
390 | case 32: | |
391 | val |= WINCON1_BPPMODE_28BPP_A4888 | |
392 | | WINCON1_BLD_PIX | WINCON1_ALPHA_SEL; | |
393 | val |= WINCONx_WSWP; | |
394 | val |= WINCONx_BURSTLEN_16WORD; | |
395 | break; | |
396 | default: | |
397 | DRM_DEBUG_KMS("invalid pixel size so using unpacked 24bpp.\n"); | |
398 | ||
399 | val |= WINCON0_BPPMODE_24BPP_888; | |
400 | val |= WINCONx_WSWP; | |
401 | val |= WINCONx_BURSTLEN_16WORD; | |
402 | break; | |
403 | } | |
404 | ||
405 | DRM_DEBUG_KMS("bpp = %d\n", win_data->bpp); | |
406 | ||
407 | writel(val, ctx->regs + WINCON(win)); | |
408 | } | |
409 | ||
410 | static void fimd_win_set_colkey(struct device *dev, unsigned int win) | |
411 | { | |
412 | struct fimd_context *ctx = get_fimd_context(dev); | |
413 | unsigned int keycon0 = 0, keycon1 = 0; | |
414 | ||
415 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
416 | ||
417 | keycon0 = ~(WxKEYCON0_KEYBL_EN | WxKEYCON0_KEYEN_F | | |
418 | WxKEYCON0_DIRCON) | WxKEYCON0_COMPKEY(0); | |
419 | ||
420 | keycon1 = WxKEYCON1_COLVAL(0xffffffff); | |
421 | ||
422 | writel(keycon0, ctx->regs + WKEYCON0_BASE(win)); | |
423 | writel(keycon1, ctx->regs + WKEYCON1_BASE(win)); | |
424 | } | |
425 | ||
864ee9e6 | 426 | static void fimd_win_commit(struct device *dev, int zpos) |
1c248b7d ID |
427 | { |
428 | struct fimd_context *ctx = get_fimd_context(dev); | |
429 | struct fimd_win_data *win_data; | |
864ee9e6 | 430 | int win = zpos; |
1c248b7d ID |
431 | unsigned long val, alpha, size; |
432 | ||
433 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
434 | ||
e30d4bcf ID |
435 | if (ctx->suspended) |
436 | return; | |
437 | ||
864ee9e6 JS |
438 | if (win == DEFAULT_ZPOS) |
439 | win = ctx->default_win; | |
440 | ||
1c248b7d ID |
441 | if (win < 0 || win > WINDOWS_NR) |
442 | return; | |
443 | ||
444 | win_data = &ctx->win_data[win]; | |
445 | ||
446 | /* | |
447 | * SHADOWCON register is used for enabling timing. | |
448 | * | |
449 | * for example, once only width value of a register is set, | |
450 | * if the dma is started then fimd hardware could malfunction so | |
451 | * with protect window setting, the register fields with prefix '_F' | |
452 | * wouldn't be updated at vsync also but updated once unprotect window | |
453 | * is set. | |
454 | */ | |
455 | ||
456 | /* protect windows */ | |
457 | val = readl(ctx->regs + SHADOWCON); | |
458 | val |= SHADOWCON_WINx_PROTECT(win); | |
459 | writel(val, ctx->regs + SHADOWCON); | |
460 | ||
461 | /* buffer start address */ | |
2c871127 | 462 | val = (unsigned long)win_data->dma_addr; |
1c248b7d ID |
463 | writel(val, ctx->regs + VIDWx_BUF_START(win, 0)); |
464 | ||
465 | /* buffer end address */ | |
19c8b834 | 466 | size = win_data->fb_width * win_data->ovl_height * (win_data->bpp >> 3); |
2c871127 | 467 | val = (unsigned long)(win_data->dma_addr + size); |
1c248b7d ID |
468 | writel(val, ctx->regs + VIDWx_BUF_END(win, 0)); |
469 | ||
470 | DRM_DEBUG_KMS("start addr = 0x%lx, end addr = 0x%lx, size = 0x%lx\n", | |
2c871127 | 471 | (unsigned long)win_data->dma_addr, val, size); |
19c8b834 ID |
472 | DRM_DEBUG_KMS("ovl_width = %d, ovl_height = %d\n", |
473 | win_data->ovl_width, win_data->ovl_height); | |
1c248b7d ID |
474 | |
475 | /* buffer size */ | |
476 | val = VIDW_BUF_SIZE_OFFSET(win_data->buf_offsize) | | |
477 | VIDW_BUF_SIZE_PAGEWIDTH(win_data->line_size); | |
478 | writel(val, ctx->regs + VIDWx_BUF_SIZE(win, 0)); | |
479 | ||
480 | /* OSD position */ | |
481 | val = VIDOSDxA_TOPLEFT_X(win_data->offset_x) | | |
482 | VIDOSDxA_TOPLEFT_Y(win_data->offset_y); | |
483 | writel(val, ctx->regs + VIDOSD_A(win)); | |
484 | ||
19c8b834 ID |
485 | val = VIDOSDxB_BOTRIGHT_X(win_data->offset_x + |
486 | win_data->ovl_width - 1) | | |
487 | VIDOSDxB_BOTRIGHT_Y(win_data->offset_y + | |
488 | win_data->ovl_height - 1); | |
1c248b7d ID |
489 | writel(val, ctx->regs + VIDOSD_B(win)); |
490 | ||
19c8b834 | 491 | DRM_DEBUG_KMS("osd pos: tx = %d, ty = %d, bx = %d, by = %d\n", |
1c248b7d | 492 | win_data->offset_x, win_data->offset_y, |
19c8b834 ID |
493 | win_data->offset_x + win_data->ovl_width - 1, |
494 | win_data->offset_y + win_data->ovl_height - 1); | |
1c248b7d ID |
495 | |
496 | /* hardware window 0 doesn't support alpha channel. */ | |
497 | if (win != 0) { | |
498 | /* OSD alpha */ | |
499 | alpha = VIDISD14C_ALPHA1_R(0xf) | | |
500 | VIDISD14C_ALPHA1_G(0xf) | | |
501 | VIDISD14C_ALPHA1_B(0xf); | |
502 | ||
503 | writel(alpha, ctx->regs + VIDOSD_C(win)); | |
504 | } | |
505 | ||
506 | /* OSD size */ | |
507 | if (win != 3 && win != 4) { | |
508 | u32 offset = VIDOSD_D(win); | |
509 | if (win == 0) | |
510 | offset = VIDOSD_C_SIZE_W0; | |
19c8b834 | 511 | val = win_data->ovl_width * win_data->ovl_height; |
1c248b7d ID |
512 | writel(val, ctx->regs + offset); |
513 | ||
514 | DRM_DEBUG_KMS("osd size = 0x%x\n", (unsigned int)val); | |
515 | } | |
516 | ||
517 | fimd_win_set_pixfmt(dev, win); | |
518 | ||
519 | /* hardware window 0 doesn't support color key. */ | |
520 | if (win != 0) | |
521 | fimd_win_set_colkey(dev, win); | |
522 | ||
ec05da95 ID |
523 | /* wincon */ |
524 | val = readl(ctx->regs + WINCON(win)); | |
525 | val |= WINCONx_ENWIN; | |
526 | writel(val, ctx->regs + WINCON(win)); | |
527 | ||
1c248b7d ID |
528 | /* Enable DMA channel and unprotect windows */ |
529 | val = readl(ctx->regs + SHADOWCON); | |
530 | val |= SHADOWCON_CHx_ENABLE(win); | |
531 | val &= ~SHADOWCON_WINx_PROTECT(win); | |
532 | writel(val, ctx->regs + SHADOWCON); | |
ec05da95 ID |
533 | |
534 | win_data->enabled = true; | |
1c248b7d ID |
535 | } |
536 | ||
864ee9e6 | 537 | static void fimd_win_disable(struct device *dev, int zpos) |
1c248b7d ID |
538 | { |
539 | struct fimd_context *ctx = get_fimd_context(dev); | |
ec05da95 | 540 | struct fimd_win_data *win_data; |
864ee9e6 | 541 | int win = zpos; |
1c248b7d ID |
542 | u32 val; |
543 | ||
544 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
545 | ||
864ee9e6 JS |
546 | if (win == DEFAULT_ZPOS) |
547 | win = ctx->default_win; | |
548 | ||
1c248b7d ID |
549 | if (win < 0 || win > WINDOWS_NR) |
550 | return; | |
551 | ||
ec05da95 ID |
552 | win_data = &ctx->win_data[win]; |
553 | ||
1c248b7d ID |
554 | /* protect windows */ |
555 | val = readl(ctx->regs + SHADOWCON); | |
556 | val |= SHADOWCON_WINx_PROTECT(win); | |
557 | writel(val, ctx->regs + SHADOWCON); | |
558 | ||
559 | /* wincon */ | |
560 | val = readl(ctx->regs + WINCON(win)); | |
561 | val &= ~WINCONx_ENWIN; | |
562 | writel(val, ctx->regs + WINCON(win)); | |
563 | ||
564 | /* unprotect windows */ | |
565 | val = readl(ctx->regs + SHADOWCON); | |
566 | val &= ~SHADOWCON_CHx_ENABLE(win); | |
567 | val &= ~SHADOWCON_WINx_PROTECT(win); | |
568 | writel(val, ctx->regs + SHADOWCON); | |
ec05da95 ID |
569 | |
570 | win_data->enabled = false; | |
1c248b7d ID |
571 | } |
572 | ||
479cbc3e ID |
573 | static void fimd_wait_for_vblank(struct device *dev) |
574 | { | |
575 | struct fimd_context *ctx = get_fimd_context(dev); | |
576 | int ret; | |
577 | ||
578 | ret = wait_for((__raw_readl(ctx->regs + VIDCON1) & | |
579 | VIDCON1_VSTATUS_VSYNC), 50); | |
580 | if (ret < 0) | |
581 | DRM_DEBUG_KMS("vblank wait timed out.\n"); | |
582 | } | |
583 | ||
1c248b7d ID |
584 | static struct exynos_drm_overlay_ops fimd_overlay_ops = { |
585 | .mode_set = fimd_win_mode_set, | |
586 | .commit = fimd_win_commit, | |
587 | .disable = fimd_win_disable, | |
479cbc3e | 588 | .wait_for_vblank = fimd_wait_for_vblank, |
1c248b7d ID |
589 | }; |
590 | ||
677e84c1 JS |
591 | static struct exynos_drm_manager fimd_manager = { |
592 | .pipe = -1, | |
593 | .ops = &fimd_manager_ops, | |
594 | .overlay_ops = &fimd_overlay_ops, | |
595 | .display_ops = &fimd_display_ops, | |
596 | }; | |
597 | ||
1c248b7d ID |
598 | static void fimd_finish_pageflip(struct drm_device *drm_dev, int crtc) |
599 | { | |
600 | struct exynos_drm_private *dev_priv = drm_dev->dev_private; | |
601 | struct drm_pending_vblank_event *e, *t; | |
602 | struct timeval now; | |
603 | unsigned long flags; | |
ccf4d883 | 604 | bool is_checked = false; |
1c248b7d ID |
605 | |
606 | spin_lock_irqsave(&drm_dev->event_lock, flags); | |
607 | ||
1c248b7d ID |
608 | list_for_each_entry_safe(e, t, &dev_priv->pageflip_event_list, |
609 | base.link) { | |
a88cab2b | 610 | /* if event's pipe isn't same as crtc then ignore it. */ |
ccf4d883 ID |
611 | if (crtc != e->pipe) |
612 | continue; | |
613 | ||
614 | is_checked = true; | |
615 | ||
1c248b7d ID |
616 | do_gettimeofday(&now); |
617 | e->event.sequence = 0; | |
618 | e->event.tv_sec = now.tv_sec; | |
619 | e->event.tv_usec = now.tv_usec; | |
620 | ||
621 | list_move_tail(&e->base.link, &e->base.file_priv->event_list); | |
622 | wake_up_interruptible(&e->base.file_priv->event_wait); | |
623 | } | |
624 | ||
ec05da95 | 625 | if (is_checked) { |
039129b0 ID |
626 | /* |
627 | * call drm_vblank_put only in case that drm_vblank_get was | |
628 | * called. | |
629 | */ | |
630 | if (atomic_read(&drm_dev->vblank_refcount[crtc]) > 0) | |
631 | drm_vblank_put(drm_dev, crtc); | |
1c248b7d | 632 | |
ec05da95 ID |
633 | /* |
634 | * don't off vblank if vblank_disable_allowed is 1, | |
635 | * because vblank would be off by timer handler. | |
636 | */ | |
637 | if (!drm_dev->vblank_disable_allowed) | |
638 | drm_vblank_off(drm_dev, crtc); | |
639 | } | |
640 | ||
1c248b7d ID |
641 | spin_unlock_irqrestore(&drm_dev->event_lock, flags); |
642 | } | |
643 | ||
644 | static irqreturn_t fimd_irq_handler(int irq, void *dev_id) | |
645 | { | |
646 | struct fimd_context *ctx = (struct fimd_context *)dev_id; | |
647 | struct exynos_drm_subdrv *subdrv = &ctx->subdrv; | |
648 | struct drm_device *drm_dev = subdrv->drm_dev; | |
677e84c1 | 649 | struct exynos_drm_manager *manager = subdrv->manager; |
1c248b7d ID |
650 | u32 val; |
651 | ||
652 | val = readl(ctx->regs + VIDINTCON1); | |
653 | ||
654 | if (val & VIDINTCON1_INT_FRAME) | |
655 | /* VSYNC interrupt */ | |
656 | writel(VIDINTCON1_INT_FRAME, ctx->regs + VIDINTCON1); | |
657 | ||
ec05da95 ID |
658 | /* check the crtc is detached already from encoder */ |
659 | if (manager->pipe < 0) | |
660 | goto out; | |
483b88f8 | 661 | |
1c248b7d ID |
662 | drm_handle_vblank(drm_dev, manager->pipe); |
663 | fimd_finish_pageflip(drm_dev, manager->pipe); | |
664 | ||
ec05da95 | 665 | out: |
1c248b7d ID |
666 | return IRQ_HANDLED; |
667 | } | |
668 | ||
41c24346 | 669 | static int fimd_subdrv_probe(struct drm_device *drm_dev, struct device *dev) |
1c248b7d | 670 | { |
1c248b7d ID |
671 | DRM_DEBUG_KMS("%s\n", __FILE__); |
672 | ||
673 | /* | |
674 | * enable drm irq mode. | |
675 | * - with irq_enabled = 1, we can use the vblank feature. | |
676 | * | |
677 | * P.S. note that we wouldn't use drm irq handler but | |
678 | * just specific driver own one instead because | |
679 | * drm framework supports only one irq handler. | |
680 | */ | |
681 | drm_dev->irq_enabled = 1; | |
682 | ||
ec05da95 ID |
683 | /* |
684 | * with vblank_disable_allowed = 1, vblank interrupt will be disabled | |
685 | * by drm timer once a current process gives up ownership of | |
686 | * vblank event.(after drm_vblank_put function is called) | |
687 | */ | |
688 | drm_dev->vblank_disable_allowed = 1; | |
689 | ||
1c248b7d ID |
690 | return 0; |
691 | } | |
692 | ||
29cb6025 | 693 | static void fimd_subdrv_remove(struct drm_device *drm_dev, struct device *dev) |
1c248b7d | 694 | { |
1c248b7d ID |
695 | DRM_DEBUG_KMS("%s\n", __FILE__); |
696 | ||
697 | /* TODO. */ | |
698 | } | |
699 | ||
700 | static int fimd_calc_clkdiv(struct fimd_context *ctx, | |
701 | struct fb_videomode *timing) | |
702 | { | |
703 | unsigned long clk = clk_get_rate(ctx->lcd_clk); | |
704 | u32 retrace; | |
705 | u32 clkdiv; | |
706 | u32 best_framerate = 0; | |
707 | u32 framerate; | |
708 | ||
709 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
710 | ||
711 | retrace = timing->left_margin + timing->hsync_len + | |
712 | timing->right_margin + timing->xres; | |
713 | retrace *= timing->upper_margin + timing->vsync_len + | |
714 | timing->lower_margin + timing->yres; | |
715 | ||
716 | /* default framerate is 60Hz */ | |
717 | if (!timing->refresh) | |
718 | timing->refresh = 60; | |
719 | ||
720 | clk /= retrace; | |
721 | ||
722 | for (clkdiv = 1; clkdiv < 0x100; clkdiv++) { | |
723 | int tmp; | |
724 | ||
725 | /* get best framerate */ | |
726 | framerate = clk / clkdiv; | |
727 | tmp = timing->refresh - framerate; | |
728 | if (tmp < 0) { | |
729 | best_framerate = framerate; | |
730 | continue; | |
731 | } else { | |
732 | if (!best_framerate) | |
733 | best_framerate = framerate; | |
734 | else if (tmp < (best_framerate - framerate)) | |
735 | best_framerate = framerate; | |
736 | break; | |
737 | } | |
738 | } | |
739 | ||
740 | return clkdiv; | |
741 | } | |
742 | ||
743 | static void fimd_clear_win(struct fimd_context *ctx, int win) | |
744 | { | |
745 | u32 val; | |
746 | ||
747 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
748 | ||
749 | writel(0, ctx->regs + WINCON(win)); | |
750 | writel(0, ctx->regs + VIDOSD_A(win)); | |
751 | writel(0, ctx->regs + VIDOSD_B(win)); | |
752 | writel(0, ctx->regs + VIDOSD_C(win)); | |
753 | ||
754 | if (win == 1 || win == 2) | |
755 | writel(0, ctx->regs + VIDOSD_D(win)); | |
756 | ||
757 | val = readl(ctx->regs + SHADOWCON); | |
758 | val &= ~SHADOWCON_WINx_PROTECT(win); | |
759 | writel(val, ctx->regs + SHADOWCON); | |
760 | } | |
761 | ||
5d55393a | 762 | static int fimd_clock(struct fimd_context *ctx, bool enable) |
373af0c0 | 763 | { |
373af0c0 ID |
764 | DRM_DEBUG_KMS("%s\n", __FILE__); |
765 | ||
373af0c0 ID |
766 | if (enable) { |
767 | int ret; | |
768 | ||
769 | ret = clk_enable(ctx->bus_clk); | |
770 | if (ret < 0) | |
771 | return ret; | |
772 | ||
773 | ret = clk_enable(ctx->lcd_clk); | |
774 | if (ret < 0) { | |
775 | clk_disable(ctx->bus_clk); | |
776 | return ret; | |
777 | } | |
5d55393a ID |
778 | } else { |
779 | clk_disable(ctx->lcd_clk); | |
780 | clk_disable(ctx->bus_clk); | |
781 | } | |
782 | ||
783 | return 0; | |
784 | } | |
785 | ||
786 | static int fimd_activate(struct fimd_context *ctx, bool enable) | |
787 | { | |
788 | if (enable) { | |
789 | int ret; | |
790 | struct device *dev = ctx->subdrv.dev; | |
791 | ||
792 | ret = fimd_clock(ctx, true); | |
793 | if (ret < 0) | |
794 | return ret; | |
373af0c0 ID |
795 | |
796 | ctx->suspended = false; | |
797 | ||
798 | /* if vblank was enabled status, enable it again. */ | |
799 | if (test_and_clear_bit(0, &ctx->irq_flags)) | |
800 | fimd_enable_vblank(dev); | |
373af0c0 | 801 | } else { |
5d55393a | 802 | fimd_clock(ctx, false); |
373af0c0 ID |
803 | ctx->suspended = true; |
804 | } | |
805 | ||
806 | return 0; | |
807 | } | |
808 | ||
1c248b7d ID |
809 | static int __devinit fimd_probe(struct platform_device *pdev) |
810 | { | |
811 | struct device *dev = &pdev->dev; | |
812 | struct fimd_context *ctx; | |
813 | struct exynos_drm_subdrv *subdrv; | |
814 | struct exynos_drm_fimd_pdata *pdata; | |
607c50d4 | 815 | struct exynos_drm_panel_info *panel; |
1c248b7d ID |
816 | struct resource *res; |
817 | int win; | |
818 | int ret = -EINVAL; | |
819 | ||
820 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
821 | ||
822 | pdata = pdev->dev.platform_data; | |
823 | if (!pdata) { | |
824 | dev_err(dev, "no platform data specified\n"); | |
825 | return -EINVAL; | |
826 | } | |
827 | ||
607c50d4 ECK |
828 | panel = &pdata->panel; |
829 | if (!panel) { | |
830 | dev_err(dev, "panel is null.\n"); | |
1c248b7d ID |
831 | return -EINVAL; |
832 | } | |
833 | ||
edc57266 | 834 | ctx = devm_kzalloc(&pdev->dev, sizeof(*ctx), GFP_KERNEL); |
1c248b7d ID |
835 | if (!ctx) |
836 | return -ENOMEM; | |
837 | ||
838 | ctx->bus_clk = clk_get(dev, "fimd"); | |
839 | if (IS_ERR(ctx->bus_clk)) { | |
840 | dev_err(dev, "failed to get bus clock\n"); | |
841 | ret = PTR_ERR(ctx->bus_clk); | |
842 | goto err_clk_get; | |
843 | } | |
844 | ||
1c248b7d ID |
845 | ctx->lcd_clk = clk_get(dev, "sclk_fimd"); |
846 | if (IS_ERR(ctx->lcd_clk)) { | |
847 | dev_err(dev, "failed to get lcd clock\n"); | |
848 | ret = PTR_ERR(ctx->lcd_clk); | |
849 | goto err_bus_clk; | |
850 | } | |
851 | ||
1c248b7d | 852 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
1c248b7d | 853 | |
edc57266 | 854 | ctx->regs = devm_request_and_ioremap(&pdev->dev, res); |
1c248b7d ID |
855 | if (!ctx->regs) { |
856 | dev_err(dev, "failed to map registers\n"); | |
857 | ret = -ENXIO; | |
edc57266 | 858 | goto err_clk; |
1c248b7d ID |
859 | } |
860 | ||
861 | res = platform_get_resource(pdev, IORESOURCE_IRQ, 0); | |
862 | if (!res) { | |
863 | dev_err(dev, "irq request failed.\n"); | |
edc57266 | 864 | goto err_clk; |
1c248b7d ID |
865 | } |
866 | ||
867 | ctx->irq = res->start; | |
868 | ||
edc57266 SK |
869 | ret = devm_request_irq(&pdev->dev, ctx->irq, fimd_irq_handler, |
870 | 0, "drm_fimd", ctx); | |
871 | if (ret) { | |
1c248b7d | 872 | dev_err(dev, "irq request failed.\n"); |
edc57266 | 873 | goto err_clk; |
1c248b7d ID |
874 | } |
875 | ||
1c248b7d ID |
876 | ctx->vidcon0 = pdata->vidcon0; |
877 | ctx->vidcon1 = pdata->vidcon1; | |
878 | ctx->default_win = pdata->default_win; | |
607c50d4 | 879 | ctx->panel = panel; |
1c248b7d | 880 | |
1c248b7d ID |
881 | subdrv = &ctx->subdrv; |
882 | ||
677e84c1 JS |
883 | subdrv->dev = dev; |
884 | subdrv->manager = &fimd_manager; | |
1c248b7d ID |
885 | subdrv->probe = fimd_subdrv_probe; |
886 | subdrv->remove = fimd_subdrv_remove; | |
1c248b7d | 887 | |
c32b06ef ID |
888 | mutex_init(&ctx->lock); |
889 | ||
1c248b7d | 890 | platform_set_drvdata(pdev, ctx); |
c32b06ef | 891 | |
c32b06ef ID |
892 | pm_runtime_enable(dev); |
893 | pm_runtime_get_sync(dev); | |
894 | ||
0d8ce3ae MS |
895 | ctx->clkdiv = fimd_calc_clkdiv(ctx, &panel->timing); |
896 | panel->timing.pixclock = clk_get_rate(ctx->lcd_clk) / ctx->clkdiv; | |
897 | ||
898 | DRM_DEBUG_KMS("pixel clock = %d, clkdiv = %d\n", | |
899 | panel->timing.pixclock, ctx->clkdiv); | |
900 | ||
c32b06ef ID |
901 | for (win = 0; win < WINDOWS_NR; win++) |
902 | fimd_clear_win(ctx, win); | |
903 | ||
1c248b7d ID |
904 | exynos_drm_subdrv_register(subdrv); |
905 | ||
906 | return 0; | |
907 | ||
1c248b7d ID |
908 | err_clk: |
909 | clk_disable(ctx->lcd_clk); | |
910 | clk_put(ctx->lcd_clk); | |
911 | ||
912 | err_bus_clk: | |
913 | clk_disable(ctx->bus_clk); | |
914 | clk_put(ctx->bus_clk); | |
915 | ||
916 | err_clk_get: | |
1c248b7d ID |
917 | return ret; |
918 | } | |
919 | ||
920 | static int __devexit fimd_remove(struct platform_device *pdev) | |
921 | { | |
cb91f6a0 | 922 | struct device *dev = &pdev->dev; |
1c248b7d ID |
923 | struct fimd_context *ctx = platform_get_drvdata(pdev); |
924 | ||
925 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
926 | ||
927 | exynos_drm_subdrv_unregister(&ctx->subdrv); | |
928 | ||
cb91f6a0 JS |
929 | if (ctx->suspended) |
930 | goto out; | |
931 | ||
1c248b7d ID |
932 | clk_disable(ctx->lcd_clk); |
933 | clk_disable(ctx->bus_clk); | |
cb91f6a0 JS |
934 | |
935 | pm_runtime_set_suspended(dev); | |
936 | pm_runtime_put_sync(dev); | |
937 | ||
938 | out: | |
939 | pm_runtime_disable(dev); | |
940 | ||
1c248b7d ID |
941 | clk_put(ctx->lcd_clk); |
942 | clk_put(ctx->bus_clk); | |
943 | ||
1c248b7d ID |
944 | return 0; |
945 | } | |
946 | ||
e30d4bcf ID |
947 | #ifdef CONFIG_PM_SLEEP |
948 | static int fimd_suspend(struct device *dev) | |
949 | { | |
373af0c0 | 950 | struct fimd_context *ctx = get_fimd_context(dev); |
e30d4bcf | 951 | |
373af0c0 ID |
952 | /* |
953 | * do not use pm_runtime_suspend(). if pm_runtime_suspend() is | |
954 | * called here, an error would be returned by that interface | |
955 | * because the usage_count of pm runtime is more than 1. | |
956 | */ | |
5d55393a ID |
957 | if (!pm_runtime_suspended(dev)) |
958 | return fimd_activate(ctx, false); | |
959 | ||
960 | return 0; | |
e30d4bcf ID |
961 | } |
962 | ||
963 | static int fimd_resume(struct device *dev) | |
964 | { | |
373af0c0 | 965 | struct fimd_context *ctx = get_fimd_context(dev); |
e30d4bcf | 966 | |
373af0c0 ID |
967 | /* |
968 | * if entered to sleep when lcd panel was on, the usage_count | |
969 | * of pm runtime would still be 1 so in this case, fimd driver | |
970 | * should be on directly not drawing on pm runtime interface. | |
971 | */ | |
5d55393a ID |
972 | if (pm_runtime_suspended(dev)) { |
973 | int ret; | |
974 | ||
975 | ret = fimd_activate(ctx, true); | |
976 | if (ret < 0) | |
977 | return ret; | |
978 | ||
979 | /* | |
980 | * in case of dpms on(standby), fimd_apply function will | |
981 | * be called by encoder's dpms callback to update fimd's | |
982 | * registers but in case of sleep wakeup, it's not. | |
983 | * so fimd_apply function should be called at here. | |
984 | */ | |
985 | fimd_apply(dev); | |
986 | } | |
e30d4bcf | 987 | |
e30d4bcf ID |
988 | return 0; |
989 | } | |
990 | #endif | |
991 | ||
cb91f6a0 JS |
992 | #ifdef CONFIG_PM_RUNTIME |
993 | static int fimd_runtime_suspend(struct device *dev) | |
994 | { | |
995 | struct fimd_context *ctx = get_fimd_context(dev); | |
996 | ||
997 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
998 | ||
5d55393a | 999 | return fimd_activate(ctx, false); |
cb91f6a0 JS |
1000 | } |
1001 | ||
1002 | static int fimd_runtime_resume(struct device *dev) | |
1003 | { | |
1004 | struct fimd_context *ctx = get_fimd_context(dev); | |
cb91f6a0 JS |
1005 | |
1006 | DRM_DEBUG_KMS("%s\n", __FILE__); | |
1007 | ||
5d55393a | 1008 | return fimd_activate(ctx, true); |
cb91f6a0 JS |
1009 | } |
1010 | #endif | |
1011 | ||
1012 | static const struct dev_pm_ops fimd_pm_ops = { | |
e30d4bcf | 1013 | SET_SYSTEM_SLEEP_PM_OPS(fimd_suspend, fimd_resume) |
cb91f6a0 JS |
1014 | SET_RUNTIME_PM_OPS(fimd_runtime_suspend, fimd_runtime_resume, NULL) |
1015 | }; | |
1016 | ||
132a5b91 | 1017 | struct platform_driver fimd_driver = { |
1c248b7d ID |
1018 | .probe = fimd_probe, |
1019 | .remove = __devexit_p(fimd_remove), | |
1020 | .driver = { | |
1021 | .name = "exynos4-fb", | |
1022 | .owner = THIS_MODULE, | |
cb91f6a0 | 1023 | .pm = &fimd_pm_ops, |
1c248b7d ID |
1024 | }, |
1025 | }; |