Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * AGPGART driver. | |
3 | * Copyright (C) 2004 Silicon Graphics, Inc. | |
4 | * Copyright (C) 2002-2005 Dave Jones. | |
5 | * Copyright (C) 1999 Jeff Hartmann. | |
6 | * Copyright (C) 1999 Precision Insight, Inc. | |
7 | * Copyright (C) 1999 Xi Graphics, Inc. | |
8 | * | |
9 | * Permission is hereby granted, free of charge, to any person obtaining a | |
10 | * copy of this software and associated documentation files (the "Software"), | |
11 | * to deal in the Software without restriction, including without limitation | |
12 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
13 | * and/or sell copies of the Software, and to permit persons to whom the | |
14 | * Software is furnished to do so, subject to the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice shall be included | |
17 | * in all copies or substantial portions of the Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
20 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
21 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
22 | * JEFF HARTMANN, OR ANY OTHER CONTRIBUTORS BE LIABLE FOR ANY CLAIM, | |
23 | * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR | |
24 | * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE | |
25 | * OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
26 | * | |
27 | * TODO: | |
28 | * - Allocate more than order 0 pages to avoid too much linear map splitting. | |
29 | */ | |
1da177e4 LT |
30 | #include <linux/module.h> |
31 | #include <linux/pci.h> | |
32 | #include <linux/init.h> | |
33 | #include <linux/pagemap.h> | |
34 | #include <linux/miscdevice.h> | |
35 | #include <linux/pm.h> | |
36 | #include <linux/agp_backend.h> | |
37 | #include <linux/vmalloc.h> | |
38 | #include <linux/dma-mapping.h> | |
39 | #include <linux/mm.h> | |
e8edc6e0 | 40 | #include <linux/sched.h> |
1da177e4 LT |
41 | #include <asm/io.h> |
42 | #include <asm/cacheflush.h> | |
43 | #include <asm/pgtable.h> | |
44 | #include "agp.h" | |
45 | ||
46 | __u32 *agp_gatt_table; | |
47 | int agp_memory_reserved; | |
48 | ||
49 | /* | |
50 | * Needed by the Nforce GART driver for the time being. Would be | |
51 | * nice to do this some other way instead of needing this export. | |
52 | */ | |
53 | EXPORT_SYMBOL_GPL(agp_memory_reserved); | |
54 | ||
1da177e4 LT |
55 | /* |
56 | * Generic routines for handling agp_memory structures - | |
57 | * They use the basic page allocation routines to do the brunt of the work. | |
58 | */ | |
59 | ||
60 | void agp_free_key(int key) | |
61 | { | |
62 | if (key < 0) | |
63 | return; | |
64 | ||
65 | if (key < MAXKEY) | |
66 | clear_bit(key, agp_bridge->key_list); | |
67 | } | |
68 | EXPORT_SYMBOL(agp_free_key); | |
69 | ||
70 | ||
71 | static int agp_get_key(void) | |
72 | { | |
73 | int bit; | |
74 | ||
75 | bit = find_first_zero_bit(agp_bridge->key_list, MAXKEY); | |
76 | if (bit < MAXKEY) { | |
77 | set_bit(bit, agp_bridge->key_list); | |
78 | return bit; | |
79 | } | |
80 | return -1; | |
81 | } | |
82 | ||
a13af4b4 DA |
83 | void agp_flush_chipset(struct agp_bridge_data *bridge) |
84 | { | |
85 | if (bridge->driver->chipset_flush) | |
86 | bridge->driver->chipset_flush(bridge); | |
87 | } | |
88 | EXPORT_SYMBOL(agp_flush_chipset); | |
89 | ||
a030ce44 TH |
90 | /* |
91 | * Use kmalloc if possible for the page list. Otherwise fall back to | |
92 | * vmalloc. This speeds things up and also saves memory for small AGP | |
93 | * regions. | |
94 | */ | |
95 | ||
96 | void agp_alloc_page_array(size_t size, struct agp_memory *mem) | |
97 | { | |
07613ba2 | 98 | mem->pages = NULL; |
9516b030 | 99 | mem->vmalloc_flag = false; |
a030ce44 | 100 | |
1c14cfbb | 101 | if (size <= 2*PAGE_SIZE) |
07613ba2 DA |
102 | mem->pages = kmalloc(size, GFP_KERNEL | __GFP_NORETRY); |
103 | if (mem->pages == NULL) { | |
104 | mem->pages = vmalloc(size); | |
9516b030 | 105 | mem->vmalloc_flag = true; |
a030ce44 TH |
106 | } |
107 | } | |
108 | EXPORT_SYMBOL(agp_alloc_page_array); | |
109 | ||
110 | void agp_free_page_array(struct agp_memory *mem) | |
111 | { | |
112 | if (mem->vmalloc_flag) { | |
07613ba2 | 113 | vfree(mem->pages); |
a030ce44 | 114 | } else { |
07613ba2 | 115 | kfree(mem->pages); |
a030ce44 TH |
116 | } |
117 | } | |
118 | EXPORT_SYMBOL(agp_free_page_array); | |
119 | ||
120 | ||
121 | static struct agp_memory *agp_create_user_memory(unsigned long num_agp_pages) | |
122 | { | |
123 | struct agp_memory *new; | |
124 | unsigned long alloc_size = num_agp_pages*sizeof(struct page *); | |
125 | ||
1c14cfbb | 126 | new = kzalloc(sizeof(struct agp_memory), GFP_KERNEL); |
a030ce44 TH |
127 | if (new == NULL) |
128 | return NULL; | |
129 | ||
a030ce44 TH |
130 | new->key = agp_get_key(); |
131 | ||
132 | if (new->key < 0) { | |
133 | kfree(new); | |
134 | return NULL; | |
135 | } | |
136 | ||
137 | agp_alloc_page_array(alloc_size, new); | |
138 | ||
07613ba2 | 139 | if (new->pages == NULL) { |
a030ce44 TH |
140 | agp_free_key(new->key); |
141 | kfree(new); | |
142 | return NULL; | |
143 | } | |
144 | new->num_scratch_pages = 0; | |
145 | return new; | |
146 | } | |
147 | ||
1da177e4 LT |
148 | struct agp_memory *agp_create_memory(int scratch_pages) |
149 | { | |
150 | struct agp_memory *new; | |
151 | ||
0ea27d9f | 152 | new = kzalloc(sizeof(struct agp_memory), GFP_KERNEL); |
1da177e4 LT |
153 | if (new == NULL) |
154 | return NULL; | |
155 | ||
1da177e4 LT |
156 | new->key = agp_get_key(); |
157 | ||
158 | if (new->key < 0) { | |
159 | kfree(new); | |
160 | return NULL; | |
161 | } | |
a030ce44 TH |
162 | |
163 | agp_alloc_page_array(PAGE_SIZE * scratch_pages, new); | |
1da177e4 | 164 | |
07613ba2 | 165 | if (new->pages == NULL) { |
1da177e4 LT |
166 | agp_free_key(new->key); |
167 | kfree(new); | |
168 | return NULL; | |
169 | } | |
170 | new->num_scratch_pages = scratch_pages; | |
a030ce44 | 171 | new->type = AGP_NORMAL_MEMORY; |
1da177e4 LT |
172 | return new; |
173 | } | |
174 | EXPORT_SYMBOL(agp_create_memory); | |
175 | ||
176 | /** | |
177 | * agp_free_memory - free memory associated with an agp_memory pointer. | |
178 | * | |
179 | * @curr: agp_memory pointer to be freed. | |
180 | * | |
181 | * It is the only function that can be called when the backend is not owned | |
182 | * by the caller. (So it can free memory on client death.) | |
183 | */ | |
184 | void agp_free_memory(struct agp_memory *curr) | |
185 | { | |
186 | size_t i; | |
187 | ||
188 | if (curr == NULL) | |
189 | return; | |
190 | ||
c7258012 | 191 | if (curr->is_bound) |
1da177e4 LT |
192 | agp_unbind_memory(curr); |
193 | ||
a030ce44 TH |
194 | if (curr->type >= AGP_USER_TYPES) { |
195 | agp_generic_free_by_type(curr); | |
196 | return; | |
197 | } | |
198 | ||
1da177e4 LT |
199 | if (curr->type != 0) { |
200 | curr->bridge->driver->free_by_type(curr); | |
201 | return; | |
202 | } | |
203 | if (curr->page_count != 0) { | |
bd07928c SL |
204 | if (curr->bridge->driver->agp_destroy_pages) { |
205 | curr->bridge->driver->agp_destroy_pages(curr); | |
206 | } else { | |
207 | ||
208 | for (i = 0; i < curr->page_count; i++) { | |
bd07928c | 209 | curr->bridge->driver->agp_destroy_page( |
07613ba2 | 210 | curr->pages[i], |
bd07928c SL |
211 | AGP_PAGE_DESTROY_UNMAP); |
212 | } | |
213 | for (i = 0; i < curr->page_count; i++) { | |
214 | curr->bridge->driver->agp_destroy_page( | |
07613ba2 | 215 | curr->pages[i], |
bd07928c SL |
216 | AGP_PAGE_DESTROY_FREE); |
217 | } | |
a2721e99 | 218 | } |
1da177e4 LT |
219 | } |
220 | agp_free_key(curr->key); | |
a030ce44 | 221 | agp_free_page_array(curr); |
1da177e4 LT |
222 | kfree(curr); |
223 | } | |
224 | EXPORT_SYMBOL(agp_free_memory); | |
225 | ||
226 | #define ENTRIES_PER_PAGE (PAGE_SIZE / sizeof(unsigned long)) | |
227 | ||
228 | /** | |
229 | * agp_allocate_memory - allocate a group of pages of a certain type. | |
230 | * | |
231 | * @page_count: size_t argument of the number of pages | |
232 | * @type: u32 argument of the type of memory to be allocated. | |
233 | * | |
234 | * Every agp bridge device will allow you to allocate AGP_NORMAL_MEMORY which | |
235 | * maps to physical ram. Any other type is device dependent. | |
236 | * | |
237 | * It returns NULL whenever memory is unavailable. | |
238 | */ | |
239 | struct agp_memory *agp_allocate_memory(struct agp_bridge_data *bridge, | |
240 | size_t page_count, u32 type) | |
241 | { | |
242 | int scratch_pages; | |
243 | struct agp_memory *new; | |
244 | size_t i; | |
245 | ||
246 | if (!bridge) | |
247 | return NULL; | |
248 | ||
249 | if ((atomic_read(&bridge->current_memory_agp) + page_count) > bridge->max_memory_agp) | |
250 | return NULL; | |
251 | ||
a030ce44 TH |
252 | if (type >= AGP_USER_TYPES) { |
253 | new = agp_generic_alloc_user(page_count, type); | |
254 | if (new) | |
255 | new->bridge = bridge; | |
256 | return new; | |
257 | } | |
258 | ||
1da177e4 LT |
259 | if (type != 0) { |
260 | new = bridge->driver->alloc_by_type(page_count, type); | |
261 | if (new) | |
262 | new->bridge = bridge; | |
263 | return new; | |
264 | } | |
265 | ||
266 | scratch_pages = (page_count + ENTRIES_PER_PAGE - 1) / ENTRIES_PER_PAGE; | |
267 | ||
268 | new = agp_create_memory(scratch_pages); | |
269 | ||
270 | if (new == NULL) | |
271 | return NULL; | |
272 | ||
37acee10 SL |
273 | if (bridge->driver->agp_alloc_pages) { |
274 | if (bridge->driver->agp_alloc_pages(bridge, new, page_count)) { | |
275 | agp_free_memory(new); | |
276 | return NULL; | |
277 | } | |
278 | new->bridge = bridge; | |
279 | return new; | |
280 | } | |
281 | ||
1da177e4 | 282 | for (i = 0; i < page_count; i++) { |
07613ba2 | 283 | struct page *page = bridge->driver->agp_alloc_page(bridge); |
1da177e4 | 284 | |
07613ba2 | 285 | if (page == NULL) { |
1da177e4 LT |
286 | agp_free_memory(new); |
287 | return NULL; | |
288 | } | |
07613ba2 | 289 | new->pages[i] = page; |
1da177e4 LT |
290 | new->page_count++; |
291 | } | |
88d51967 | 292 | new->bridge = bridge; |
1da177e4 | 293 | |
1da177e4 LT |
294 | return new; |
295 | } | |
296 | EXPORT_SYMBOL(agp_allocate_memory); | |
297 | ||
298 | ||
299 | /* End - Generic routines for handling agp_memory structures */ | |
300 | ||
301 | ||
302 | static int agp_return_size(void) | |
303 | { | |
304 | int current_size; | |
305 | void *temp; | |
306 | ||
307 | temp = agp_bridge->current_size; | |
308 | ||
309 | switch (agp_bridge->driver->size_type) { | |
310 | case U8_APER_SIZE: | |
311 | current_size = A_SIZE_8(temp)->size; | |
312 | break; | |
313 | case U16_APER_SIZE: | |
314 | current_size = A_SIZE_16(temp)->size; | |
315 | break; | |
316 | case U32_APER_SIZE: | |
317 | current_size = A_SIZE_32(temp)->size; | |
318 | break; | |
319 | case LVL2_APER_SIZE: | |
320 | current_size = A_SIZE_LVL2(temp)->size; | |
321 | break; | |
322 | case FIXED_APER_SIZE: | |
323 | current_size = A_SIZE_FIX(temp)->size; | |
324 | break; | |
325 | default: | |
326 | current_size = 0; | |
327 | break; | |
328 | } | |
329 | ||
330 | current_size -= (agp_memory_reserved / (1024*1024)); | |
331 | if (current_size <0) | |
332 | current_size = 0; | |
333 | return current_size; | |
334 | } | |
335 | ||
336 | ||
337 | int agp_num_entries(void) | |
338 | { | |
339 | int num_entries; | |
340 | void *temp; | |
341 | ||
342 | temp = agp_bridge->current_size; | |
343 | ||
344 | switch (agp_bridge->driver->size_type) { | |
345 | case U8_APER_SIZE: | |
346 | num_entries = A_SIZE_8(temp)->num_entries; | |
347 | break; | |
348 | case U16_APER_SIZE: | |
349 | num_entries = A_SIZE_16(temp)->num_entries; | |
350 | break; | |
351 | case U32_APER_SIZE: | |
352 | num_entries = A_SIZE_32(temp)->num_entries; | |
353 | break; | |
354 | case LVL2_APER_SIZE: | |
355 | num_entries = A_SIZE_LVL2(temp)->num_entries; | |
356 | break; | |
357 | case FIXED_APER_SIZE: | |
358 | num_entries = A_SIZE_FIX(temp)->num_entries; | |
359 | break; | |
360 | default: | |
361 | num_entries = 0; | |
362 | break; | |
363 | } | |
364 | ||
365 | num_entries -= agp_memory_reserved>>PAGE_SHIFT; | |
366 | if (num_entries<0) | |
367 | num_entries = 0; | |
368 | return num_entries; | |
369 | } | |
370 | EXPORT_SYMBOL_GPL(agp_num_entries); | |
371 | ||
372 | ||
1da177e4 LT |
373 | /** |
374 | * agp_copy_info - copy bridge state information | |
375 | * | |
6a92a4e0 | 376 | * @info: agp_kern_info pointer. The caller should insure that this pointer is valid. |
1da177e4 LT |
377 | * |
378 | * This function copies information about the agp bridge device and the state of | |
379 | * the agp backend into an agp_kern_info pointer. | |
380 | */ | |
381 | int agp_copy_info(struct agp_bridge_data *bridge, struct agp_kern_info *info) | |
382 | { | |
383 | memset(info, 0, sizeof(struct agp_kern_info)); | |
384 | if (!bridge) { | |
385 | info->chipset = NOT_SUPPORTED; | |
386 | return -EIO; | |
387 | } | |
388 | ||
389 | info->version.major = bridge->version->major; | |
390 | info->version.minor = bridge->version->minor; | |
391 | info->chipset = SUPPORTED; | |
392 | info->device = bridge->dev; | |
66bb8bf8 | 393 | if (bridge->mode & AGPSTAT_MODE_3_0) |
1da177e4 LT |
394 | info->mode = bridge->mode & ~AGP3_RESERVED_MASK; |
395 | else | |
396 | info->mode = bridge->mode & ~AGP2_RESERVED_MASK; | |
1da177e4 LT |
397 | info->aper_base = bridge->gart_bus_addr; |
398 | info->aper_size = agp_return_size(); | |
399 | info->max_memory = bridge->max_memory_agp; | |
400 | info->current_memory = atomic_read(&bridge->current_memory_agp); | |
401 | info->cant_use_aperture = bridge->driver->cant_use_aperture; | |
402 | info->vm_ops = bridge->vm_ops; | |
403 | info->page_mask = ~0UL; | |
404 | return 0; | |
405 | } | |
406 | EXPORT_SYMBOL(agp_copy_info); | |
407 | ||
408 | /* End - Routine to copy over information structure */ | |
409 | ||
410 | /* | |
411 | * Routines for handling swapping of agp_memory into the GATT - | |
412 | * These routines take agp_memory and insert them into the GATT. | |
413 | * They call device specific routines to actually write to the GATT. | |
414 | */ | |
415 | ||
416 | /** | |
417 | * agp_bind_memory - Bind an agp_memory structure into the GATT. | |
418 | * | |
419 | * @curr: agp_memory pointer | |
420 | * @pg_start: an offset into the graphics aperture translation table | |
421 | * | |
422 | * It returns -EINVAL if the pointer == NULL. | |
423 | * It returns -EBUSY if the area of the table requested is already in use. | |
424 | */ | |
425 | int agp_bind_memory(struct agp_memory *curr, off_t pg_start) | |
426 | { | |
427 | int ret_val; | |
428 | ||
429 | if (curr == NULL) | |
430 | return -EINVAL; | |
431 | ||
c7258012 | 432 | if (curr->is_bound) { |
8c8b8385 | 433 | printk(KERN_INFO PFX "memory %p is already bound!\n", curr); |
1da177e4 LT |
434 | return -EINVAL; |
435 | } | |
c7258012 | 436 | if (!curr->is_flushed) { |
1da177e4 | 437 | curr->bridge->driver->cache_flush(); |
c7258012 | 438 | curr->is_flushed = true; |
1da177e4 LT |
439 | } |
440 | ret_val = curr->bridge->driver->insert_memory(curr, pg_start, curr->type); | |
441 | ||
442 | if (ret_val != 0) | |
443 | return ret_val; | |
444 | ||
c7258012 | 445 | curr->is_bound = true; |
1da177e4 | 446 | curr->pg_start = pg_start; |
a8c84df9 KP |
447 | spin_lock(&agp_bridge->mapped_lock); |
448 | list_add(&curr->mapped_list, &agp_bridge->mapped_list); | |
449 | spin_unlock(&agp_bridge->mapped_lock); | |
450 | ||
1da177e4 LT |
451 | return 0; |
452 | } | |
453 | EXPORT_SYMBOL(agp_bind_memory); | |
454 | ||
455 | ||
456 | /** | |
457 | * agp_unbind_memory - Removes an agp_memory structure from the GATT | |
458 | * | |
459 | * @curr: agp_memory pointer to be removed from the GATT. | |
460 | * | |
461 | * It returns -EINVAL if this piece of agp_memory is not currently bound to | |
462 | * the graphics aperture translation table or if the agp_memory pointer == NULL | |
463 | */ | |
464 | int agp_unbind_memory(struct agp_memory *curr) | |
465 | { | |
466 | int ret_val; | |
467 | ||
468 | if (curr == NULL) | |
469 | return -EINVAL; | |
470 | ||
c7258012 | 471 | if (!curr->is_bound) { |
8c8b8385 | 472 | printk(KERN_INFO PFX "memory %p was not bound!\n", curr); |
1da177e4 LT |
473 | return -EINVAL; |
474 | } | |
475 | ||
476 | ret_val = curr->bridge->driver->remove_memory(curr, curr->pg_start, curr->type); | |
477 | ||
478 | if (ret_val != 0) | |
479 | return ret_val; | |
480 | ||
c7258012 | 481 | curr->is_bound = false; |
1da177e4 | 482 | curr->pg_start = 0; |
a8c84df9 KP |
483 | spin_lock(&curr->bridge->mapped_lock); |
484 | list_del(&curr->mapped_list); | |
485 | spin_unlock(&curr->bridge->mapped_lock); | |
1da177e4 LT |
486 | return 0; |
487 | } | |
488 | EXPORT_SYMBOL(agp_unbind_memory); | |
489 | ||
a8c84df9 KP |
490 | /** |
491 | * agp_rebind_emmory - Rewrite the entire GATT, useful on resume | |
492 | */ | |
493 | int agp_rebind_memory(void) | |
494 | { | |
495 | struct agp_memory *curr; | |
496 | int ret_val = 0; | |
497 | ||
498 | spin_lock(&agp_bridge->mapped_lock); | |
499 | list_for_each_entry(curr, &agp_bridge->mapped_list, mapped_list) { | |
500 | ret_val = curr->bridge->driver->insert_memory(curr, | |
501 | curr->pg_start, | |
502 | curr->type); | |
503 | if (ret_val != 0) | |
504 | break; | |
505 | } | |
506 | spin_unlock(&agp_bridge->mapped_lock); | |
507 | return ret_val; | |
508 | } | |
509 | EXPORT_SYMBOL(agp_rebind_memory); | |
510 | ||
1da177e4 LT |
511 | /* End - Routines for handling swapping of agp_memory into the GATT */ |
512 | ||
513 | ||
514 | /* Generic Agp routines - Start */ | |
515 | static void agp_v2_parse_one(u32 *requested_mode, u32 *bridge_agpstat, u32 *vga_agpstat) | |
516 | { | |
517 | u32 tmp; | |
518 | ||
519 | if (*requested_mode & AGP2_RESERVED_MASK) { | |
c4dd4582 DJ |
520 | printk(KERN_INFO PFX "reserved bits set (%x) in mode 0x%x. Fixed.\n", |
521 | *requested_mode & AGP2_RESERVED_MASK, *requested_mode); | |
1da177e4 LT |
522 | *requested_mode &= ~AGP2_RESERVED_MASK; |
523 | } | |
524 | ||
28af24bb DJ |
525 | /* |
526 | * Some dumb bridges are programmed to disobey the AGP2 spec. | |
527 | * This is likely a BIOS misprogramming rather than poweron default, or | |
528 | * it would be a lot more common. | |
529 | * https://bugs.freedesktop.org/show_bug.cgi?id=8816 | |
530 | * AGPv2 spec 6.1.9 states: | |
531 | * The RATE field indicates the data transfer rates supported by this | |
532 | * device. A.G.P. devices must report all that apply. | |
533 | * Fix them up as best we can. | |
534 | */ | |
535 | switch (*bridge_agpstat & 7) { | |
536 | case 4: | |
537 | *bridge_agpstat |= (AGPSTAT2_2X | AGPSTAT2_1X); | |
538 | printk(KERN_INFO PFX "BIOS bug. AGP bridge claims to only support x4 rate" | |
539 | "Fixing up support for x2 & x1\n"); | |
540 | break; | |
541 | case 2: | |
542 | *bridge_agpstat |= AGPSTAT2_1X; | |
543 | printk(KERN_INFO PFX "BIOS bug. AGP bridge claims to only support x2 rate" | |
544 | "Fixing up support for x1\n"); | |
545 | break; | |
546 | default: | |
547 | break; | |
548 | } | |
549 | ||
1da177e4 LT |
550 | /* Check the speed bits make sense. Only one should be set. */ |
551 | tmp = *requested_mode & 7; | |
552 | switch (tmp) { | |
553 | case 0: | |
8c8b8385 | 554 | printk(KERN_INFO PFX "%s tried to set rate=x0. Setting to x1 mode.\n", current->comm); |
1da177e4 LT |
555 | *requested_mode |= AGPSTAT2_1X; |
556 | break; | |
557 | case 1: | |
558 | case 2: | |
559 | break; | |
560 | case 3: | |
561 | *requested_mode &= ~(AGPSTAT2_1X); /* rate=2 */ | |
562 | break; | |
563 | case 4: | |
564 | break; | |
565 | case 5: | |
566 | case 6: | |
567 | case 7: | |
568 | *requested_mode &= ~(AGPSTAT2_1X|AGPSTAT2_2X); /* rate=4*/ | |
569 | break; | |
570 | } | |
571 | ||
572 | /* disable SBA if it's not supported */ | |
573 | if (!((*bridge_agpstat & AGPSTAT_SBA) && (*vga_agpstat & AGPSTAT_SBA) && (*requested_mode & AGPSTAT_SBA))) | |
574 | *bridge_agpstat &= ~AGPSTAT_SBA; | |
575 | ||
576 | /* Set rate */ | |
577 | if (!((*bridge_agpstat & AGPSTAT2_4X) && (*vga_agpstat & AGPSTAT2_4X) && (*requested_mode & AGPSTAT2_4X))) | |
578 | *bridge_agpstat &= ~AGPSTAT2_4X; | |
579 | ||
580 | if (!((*bridge_agpstat & AGPSTAT2_2X) && (*vga_agpstat & AGPSTAT2_2X) && (*requested_mode & AGPSTAT2_2X))) | |
581 | *bridge_agpstat &= ~AGPSTAT2_2X; | |
582 | ||
583 | if (!((*bridge_agpstat & AGPSTAT2_1X) && (*vga_agpstat & AGPSTAT2_1X) && (*requested_mode & AGPSTAT2_1X))) | |
584 | *bridge_agpstat &= ~AGPSTAT2_1X; | |
585 | ||
586 | /* Now we know what mode it should be, clear out the unwanted bits. */ | |
587 | if (*bridge_agpstat & AGPSTAT2_4X) | |
588 | *bridge_agpstat &= ~(AGPSTAT2_1X | AGPSTAT2_2X); /* 4X */ | |
589 | ||
590 | if (*bridge_agpstat & AGPSTAT2_2X) | |
591 | *bridge_agpstat &= ~(AGPSTAT2_1X | AGPSTAT2_4X); /* 2X */ | |
592 | ||
593 | if (*bridge_agpstat & AGPSTAT2_1X) | |
594 | *bridge_agpstat &= ~(AGPSTAT2_2X | AGPSTAT2_4X); /* 1X */ | |
595 | ||
596 | /* Apply any errata. */ | |
597 | if (agp_bridge->flags & AGP_ERRATA_FASTWRITES) | |
598 | *bridge_agpstat &= ~AGPSTAT_FW; | |
599 | ||
600 | if (agp_bridge->flags & AGP_ERRATA_SBA) | |
601 | *bridge_agpstat &= ~AGPSTAT_SBA; | |
602 | ||
603 | if (agp_bridge->flags & AGP_ERRATA_1X) { | |
604 | *bridge_agpstat &= ~(AGPSTAT2_2X | AGPSTAT2_4X); | |
605 | *bridge_agpstat |= AGPSTAT2_1X; | |
606 | } | |
607 | ||
608 | /* If we've dropped down to 1X, disable fast writes. */ | |
609 | if (*bridge_agpstat & AGPSTAT2_1X) | |
610 | *bridge_agpstat &= ~AGPSTAT_FW; | |
611 | } | |
612 | ||
613 | /* | |
614 | * requested_mode = Mode requested by (typically) X. | |
615 | * bridge_agpstat = PCI_AGP_STATUS from agp bridge. | |
616 | * vga_agpstat = PCI_AGP_STATUS from graphic card. | |
617 | */ | |
618 | static void agp_v3_parse_one(u32 *requested_mode, u32 *bridge_agpstat, u32 *vga_agpstat) | |
619 | { | |
620 | u32 origbridge=*bridge_agpstat, origvga=*vga_agpstat; | |
621 | u32 tmp; | |
622 | ||
623 | if (*requested_mode & AGP3_RESERVED_MASK) { | |
c4dd4582 DJ |
624 | printk(KERN_INFO PFX "reserved bits set (%x) in mode 0x%x. Fixed.\n", |
625 | *requested_mode & AGP3_RESERVED_MASK, *requested_mode); | |
1da177e4 LT |
626 | *requested_mode &= ~AGP3_RESERVED_MASK; |
627 | } | |
628 | ||
629 | /* Check the speed bits make sense. */ | |
630 | tmp = *requested_mode & 7; | |
631 | if (tmp == 0) { | |
8c8b8385 | 632 | printk(KERN_INFO PFX "%s tried to set rate=x0. Setting to AGP3 x4 mode.\n", current->comm); |
1da177e4 LT |
633 | *requested_mode |= AGPSTAT3_4X; |
634 | } | |
635 | if (tmp >= 3) { | |
8c8b8385 | 636 | printk(KERN_INFO PFX "%s tried to set rate=x%d. Setting to AGP3 x8 mode.\n", current->comm, tmp * 4); |
1da177e4 LT |
637 | *requested_mode = (*requested_mode & ~7) | AGPSTAT3_8X; |
638 | } | |
639 | ||
640 | /* ARQSZ - Set the value to the maximum one. | |
641 | * Don't allow the mode register to override values. */ | |
642 | *bridge_agpstat = ((*bridge_agpstat & ~AGPSTAT_ARQSZ) | | |
643 | max_t(u32,(*bridge_agpstat & AGPSTAT_ARQSZ),(*vga_agpstat & AGPSTAT_ARQSZ))); | |
644 | ||
645 | /* Calibration cycle. | |
646 | * Don't allow the mode register to override values. */ | |
647 | *bridge_agpstat = ((*bridge_agpstat & ~AGPSTAT_CAL_MASK) | | |
648 | min_t(u32,(*bridge_agpstat & AGPSTAT_CAL_MASK),(*vga_agpstat & AGPSTAT_CAL_MASK))); | |
649 | ||
650 | /* SBA *must* be supported for AGP v3 */ | |
651 | *bridge_agpstat |= AGPSTAT_SBA; | |
652 | ||
653 | /* | |
654 | * Set speed. | |
655 | * Check for invalid speeds. This can happen when applications | |
656 | * written before the AGP 3.0 standard pass AGP2.x modes to AGP3 hardware | |
657 | */ | |
658 | if (*requested_mode & AGPSTAT_MODE_3_0) { | |
659 | /* | |
660 | * Caller hasn't a clue what it is doing. Bridge is in 3.0 mode, | |
661 | * have been passed a 3.0 mode, but with 2.x speed bits set. | |
662 | * AGP2.x 4x -> AGP3.0 4x. | |
663 | */ | |
664 | if (*requested_mode & AGPSTAT2_4X) { | |
8c8b8385 | 665 | printk(KERN_INFO PFX "%s passes broken AGP3 flags (%x). Fixed.\n", |
1da177e4 LT |
666 | current->comm, *requested_mode); |
667 | *requested_mode &= ~AGPSTAT2_4X; | |
668 | *requested_mode |= AGPSTAT3_4X; | |
669 | } | |
670 | } else { | |
671 | /* | |
672 | * The caller doesn't know what they are doing. We are in 3.0 mode, | |
673 | * but have been passed an AGP 2.x mode. | |
674 | * Convert AGP 1x,2x,4x -> AGP 3.0 4x. | |
675 | */ | |
8c8b8385 | 676 | printk(KERN_INFO PFX "%s passes broken AGP2 flags (%x) in AGP3 mode. Fixed.\n", |
1da177e4 LT |
677 | current->comm, *requested_mode); |
678 | *requested_mode &= ~(AGPSTAT2_4X | AGPSTAT2_2X | AGPSTAT2_1X); | |
679 | *requested_mode |= AGPSTAT3_4X; | |
680 | } | |
681 | ||
682 | if (*requested_mode & AGPSTAT3_8X) { | |
683 | if (!(*bridge_agpstat & AGPSTAT3_8X)) { | |
684 | *bridge_agpstat &= ~(AGPSTAT3_8X | AGPSTAT3_RSVD); | |
685 | *bridge_agpstat |= AGPSTAT3_4X; | |
8c8b8385 | 686 | printk(KERN_INFO PFX "%s requested AGPx8 but bridge not capable.\n", current->comm); |
1da177e4 LT |
687 | return; |
688 | } | |
689 | if (!(*vga_agpstat & AGPSTAT3_8X)) { | |
690 | *bridge_agpstat &= ~(AGPSTAT3_8X | AGPSTAT3_RSVD); | |
691 | *bridge_agpstat |= AGPSTAT3_4X; | |
8c8b8385 | 692 | printk(KERN_INFO PFX "%s requested AGPx8 but graphic card not capable.\n", current->comm); |
1da177e4 LT |
693 | return; |
694 | } | |
695 | /* All set, bridge & device can do AGP x8*/ | |
696 | *bridge_agpstat &= ~(AGPSTAT3_4X | AGPSTAT3_RSVD); | |
697 | goto done; | |
698 | ||
edf03fb0 DJ |
699 | } else if (*requested_mode & AGPSTAT3_4X) { |
700 | *bridge_agpstat &= ~(AGPSTAT3_8X | AGPSTAT3_RSVD); | |
701 | *bridge_agpstat |= AGPSTAT3_4X; | |
702 | goto done; | |
703 | ||
1da177e4 LT |
704 | } else { |
705 | ||
706 | /* | |
edf03fb0 DJ |
707 | * If we didn't specify an AGP mode, we see if both |
708 | * the graphics card, and the bridge can do x8, and use if so. | |
709 | * If not, we fall back to x4 mode. | |
1da177e4 | 710 | */ |
edf03fb0 | 711 | if ((*bridge_agpstat & AGPSTAT3_8X) && (*vga_agpstat & AGPSTAT3_8X)) { |
2cc1a413 DJ |
712 | printk(KERN_INFO PFX "No AGP mode specified. Setting to highest mode " |
713 | "supported by bridge & card (x8).\n"); | |
edf03fb0 DJ |
714 | *bridge_agpstat &= ~(AGPSTAT3_4X | AGPSTAT3_RSVD); |
715 | *vga_agpstat &= ~(AGPSTAT3_4X | AGPSTAT3_RSVD); | |
716 | } else { | |
717 | printk(KERN_INFO PFX "Fell back to AGPx4 mode because"); | |
718 | if (!(*bridge_agpstat & AGPSTAT3_8X)) { | |
2cc1a413 DJ |
719 | printk(KERN_INFO PFX "bridge couldn't do x8. bridge_agpstat:%x (orig=%x)\n", |
720 | *bridge_agpstat, origbridge); | |
edf03fb0 DJ |
721 | *bridge_agpstat &= ~(AGPSTAT3_8X | AGPSTAT3_RSVD); |
722 | *bridge_agpstat |= AGPSTAT3_4X; | |
723 | } | |
724 | if (!(*vga_agpstat & AGPSTAT3_8X)) { | |
2cc1a413 DJ |
725 | printk(KERN_INFO PFX "graphics card couldn't do x8. vga_agpstat:%x (orig=%x)\n", |
726 | *vga_agpstat, origvga); | |
edf03fb0 DJ |
727 | *vga_agpstat &= ~(AGPSTAT3_8X | AGPSTAT3_RSVD); |
728 | *vga_agpstat |= AGPSTAT3_4X; | |
729 | } | |
1da177e4 LT |
730 | } |
731 | } | |
732 | ||
733 | done: | |
734 | /* Apply any errata. */ | |
735 | if (agp_bridge->flags & AGP_ERRATA_FASTWRITES) | |
736 | *bridge_agpstat &= ~AGPSTAT_FW; | |
737 | ||
738 | if (agp_bridge->flags & AGP_ERRATA_SBA) | |
739 | *bridge_agpstat &= ~AGPSTAT_SBA; | |
740 | ||
741 | if (agp_bridge->flags & AGP_ERRATA_1X) { | |
742 | *bridge_agpstat &= ~(AGPSTAT2_2X | AGPSTAT2_4X); | |
743 | *bridge_agpstat |= AGPSTAT2_1X; | |
744 | } | |
745 | } | |
746 | ||
747 | ||
748 | /** | |
749 | * agp_collect_device_status - determine correct agp_cmd from various agp_stat's | |
750 | * @bridge: an agp_bridge_data struct allocated for the AGP host bridge. | |
751 | * @requested_mode: requested agp_stat from userspace (Typically from X) | |
752 | * @bridge_agpstat: current agp_stat from AGP bridge. | |
753 | * | |
754 | * This function will hunt for an AGP graphics card, and try to match | |
755 | * the requested mode to the capabilities of both the bridge and the card. | |
756 | */ | |
757 | u32 agp_collect_device_status(struct agp_bridge_data *bridge, u32 requested_mode, u32 bridge_agpstat) | |
758 | { | |
759 | struct pci_dev *device = NULL; | |
760 | u32 vga_agpstat; | |
761 | u8 cap_ptr; | |
762 | ||
763 | for (;;) { | |
764 | device = pci_get_class(PCI_CLASS_DISPLAY_VGA << 8, device); | |
765 | if (!device) { | |
8c8b8385 | 766 | printk(KERN_INFO PFX "Couldn't find an AGP VGA controller.\n"); |
1da177e4 LT |
767 | return 0; |
768 | } | |
769 | cap_ptr = pci_find_capability(device, PCI_CAP_ID_AGP); | |
770 | if (cap_ptr) | |
771 | break; | |
772 | } | |
773 | ||
774 | /* | |
775 | * Ok, here we have a AGP device. Disable impossible | |
776 | * settings, and adjust the readqueue to the minimum. | |
777 | */ | |
778 | pci_read_config_dword(device, cap_ptr+PCI_AGP_STATUS, &vga_agpstat); | |
779 | ||
780 | /* adjust RQ depth */ | |
781 | bridge_agpstat = ((bridge_agpstat & ~AGPSTAT_RQ_DEPTH) | | |
782 | min_t(u32, (requested_mode & AGPSTAT_RQ_DEPTH), | |
783 | min_t(u32, (bridge_agpstat & AGPSTAT_RQ_DEPTH), (vga_agpstat & AGPSTAT_RQ_DEPTH)))); | |
784 | ||
785 | /* disable FW if it's not supported */ | |
786 | if (!((bridge_agpstat & AGPSTAT_FW) && | |
787 | (vga_agpstat & AGPSTAT_FW) && | |
788 | (requested_mode & AGPSTAT_FW))) | |
789 | bridge_agpstat &= ~AGPSTAT_FW; | |
790 | ||
791 | /* Check to see if we are operating in 3.0 mode */ | |
66bb8bf8 | 792 | if (agp_bridge->mode & AGPSTAT_MODE_3_0) |
1da177e4 LT |
793 | agp_v3_parse_one(&requested_mode, &bridge_agpstat, &vga_agpstat); |
794 | else | |
795 | agp_v2_parse_one(&requested_mode, &bridge_agpstat, &vga_agpstat); | |
796 | ||
797 | pci_dev_put(device); | |
798 | return bridge_agpstat; | |
799 | } | |
800 | EXPORT_SYMBOL(agp_collect_device_status); | |
801 | ||
802 | ||
c7258012 | 803 | void agp_device_command(u32 bridge_agpstat, bool agp_v3) |
1da177e4 LT |
804 | { |
805 | struct pci_dev *device = NULL; | |
806 | int mode; | |
807 | ||
808 | mode = bridge_agpstat & 0x7; | |
809 | if (agp_v3) | |
810 | mode *= 4; | |
811 | ||
812 | for_each_pci_dev(device) { | |
813 | u8 agp = pci_find_capability(device, PCI_CAP_ID_AGP); | |
814 | if (!agp) | |
815 | continue; | |
816 | ||
e3cf6951 BH |
817 | dev_info(&device->dev, "putting AGP V%d device into %dx mode\n", |
818 | agp_v3 ? 3 : 2, mode); | |
1da177e4 LT |
819 | pci_write_config_dword(device, agp + PCI_AGP_COMMAND, bridge_agpstat); |
820 | } | |
821 | } | |
822 | EXPORT_SYMBOL(agp_device_command); | |
823 | ||
824 | ||
825 | void get_agp_version(struct agp_bridge_data *bridge) | |
826 | { | |
827 | u32 ncapid; | |
828 | ||
829 | /* Exit early if already set by errata workarounds. */ | |
830 | if (bridge->major_version != 0) | |
831 | return; | |
832 | ||
833 | pci_read_config_dword(bridge->dev, bridge->capndx, &ncapid); | |
834 | bridge->major_version = (ncapid >> AGP_MAJOR_VERSION_SHIFT) & 0xf; | |
835 | bridge->minor_version = (ncapid >> AGP_MINOR_VERSION_SHIFT) & 0xf; | |
836 | } | |
837 | EXPORT_SYMBOL(get_agp_version); | |
838 | ||
839 | ||
840 | void agp_generic_enable(struct agp_bridge_data *bridge, u32 requested_mode) | |
841 | { | |
842 | u32 bridge_agpstat, temp; | |
843 | ||
844 | get_agp_version(agp_bridge); | |
845 | ||
e3cf6951 BH |
846 | dev_info(&agp_bridge->dev->dev, "AGP %d.%d bridge\n", |
847 | agp_bridge->major_version, agp_bridge->minor_version); | |
1da177e4 LT |
848 | |
849 | pci_read_config_dword(agp_bridge->dev, | |
850 | agp_bridge->capndx + PCI_AGP_STATUS, &bridge_agpstat); | |
851 | ||
852 | bridge_agpstat = agp_collect_device_status(agp_bridge, requested_mode, bridge_agpstat); | |
853 | if (bridge_agpstat == 0) | |
854 | /* Something bad happened. FIXME: Return error code? */ | |
855 | return; | |
856 | ||
857 | bridge_agpstat |= AGPSTAT_AGP_ENABLE; | |
858 | ||
859 | /* Do AGP version specific frobbing. */ | |
860 | if (bridge->major_version >= 3) { | |
66bb8bf8 | 861 | if (bridge->mode & AGPSTAT_MODE_3_0) { |
1da177e4 LT |
862 | /* If we have 3.5, we can do the isoch stuff. */ |
863 | if (bridge->minor_version >= 5) | |
864 | agp_3_5_enable(bridge); | |
c7258012 | 865 | agp_device_command(bridge_agpstat, true); |
1da177e4 LT |
866 | return; |
867 | } else { | |
868 | /* Disable calibration cycle in RX91<1> when not in AGP3.0 mode of operation.*/ | |
869 | bridge_agpstat &= ~(7<<10) ; | |
870 | pci_read_config_dword(bridge->dev, | |
871 | bridge->capndx+AGPCTRL, &temp); | |
872 | temp |= (1<<9); | |
873 | pci_write_config_dword(bridge->dev, | |
874 | bridge->capndx+AGPCTRL, temp); | |
875 | ||
e3cf6951 | 876 | dev_info(&bridge->dev->dev, "bridge is in legacy mode, falling back to 2.x\n"); |
1da177e4 LT |
877 | } |
878 | } | |
879 | ||
880 | /* AGP v<3 */ | |
c7258012 | 881 | agp_device_command(bridge_agpstat, false); |
1da177e4 LT |
882 | } |
883 | EXPORT_SYMBOL(agp_generic_enable); | |
884 | ||
885 | ||
886 | int agp_generic_create_gatt_table(struct agp_bridge_data *bridge) | |
887 | { | |
888 | char *table; | |
889 | char *table_end; | |
890 | int size; | |
891 | int page_order; | |
892 | int num_entries; | |
893 | int i; | |
894 | void *temp; | |
895 | struct page *page; | |
896 | ||
897 | /* The generic routines can't handle 2 level gatt's */ | |
898 | if (bridge->driver->size_type == LVL2_APER_SIZE) | |
899 | return -EINVAL; | |
900 | ||
901 | table = NULL; | |
902 | i = bridge->aperture_size_idx; | |
903 | temp = bridge->current_size; | |
904 | size = page_order = num_entries = 0; | |
905 | ||
906 | if (bridge->driver->size_type != FIXED_APER_SIZE) { | |
907 | do { | |
908 | switch (bridge->driver->size_type) { | |
909 | case U8_APER_SIZE: | |
910 | size = A_SIZE_8(temp)->size; | |
911 | page_order = | |
912 | A_SIZE_8(temp)->page_order; | |
913 | num_entries = | |
914 | A_SIZE_8(temp)->num_entries; | |
915 | break; | |
916 | case U16_APER_SIZE: | |
917 | size = A_SIZE_16(temp)->size; | |
918 | page_order = A_SIZE_16(temp)->page_order; | |
919 | num_entries = A_SIZE_16(temp)->num_entries; | |
920 | break; | |
921 | case U32_APER_SIZE: | |
922 | size = A_SIZE_32(temp)->size; | |
923 | page_order = A_SIZE_32(temp)->page_order; | |
924 | num_entries = A_SIZE_32(temp)->num_entries; | |
925 | break; | |
926 | /* This case will never really happen. */ | |
927 | case FIXED_APER_SIZE: | |
928 | case LVL2_APER_SIZE: | |
929 | default: | |
930 | size = page_order = num_entries = 0; | |
931 | break; | |
932 | } | |
933 | ||
07eee78e | 934 | table = alloc_gatt_pages(page_order); |
1da177e4 LT |
935 | |
936 | if (table == NULL) { | |
937 | i++; | |
938 | switch (bridge->driver->size_type) { | |
939 | case U8_APER_SIZE: | |
940 | bridge->current_size = A_IDX8(bridge); | |
941 | break; | |
942 | case U16_APER_SIZE: | |
943 | bridge->current_size = A_IDX16(bridge); | |
944 | break; | |
945 | case U32_APER_SIZE: | |
946 | bridge->current_size = A_IDX32(bridge); | |
947 | break; | |
89197e34 | 948 | /* These cases will never really happen. */ |
1da177e4 LT |
949 | case FIXED_APER_SIZE: |
950 | case LVL2_APER_SIZE: | |
951 | default: | |
1da177e4 LT |
952 | break; |
953 | } | |
954 | temp = bridge->current_size; | |
955 | } else { | |
956 | bridge->aperture_size_idx = i; | |
957 | } | |
958 | } while (!table && (i < bridge->driver->num_aperture_sizes)); | |
959 | } else { | |
960 | size = ((struct aper_size_info_fixed *) temp)->size; | |
961 | page_order = ((struct aper_size_info_fixed *) temp)->page_order; | |
962 | num_entries = ((struct aper_size_info_fixed *) temp)->num_entries; | |
07eee78e | 963 | table = alloc_gatt_pages(page_order); |
1da177e4 LT |
964 | } |
965 | ||
966 | if (table == NULL) | |
967 | return -ENOMEM; | |
968 | ||
969 | table_end = table + ((PAGE_SIZE * (1 << page_order)) - 1); | |
970 | ||
971 | for (page = virt_to_page(table); page <= virt_to_page(table_end); page++) | |
972 | SetPageReserved(page); | |
973 | ||
974 | bridge->gatt_table_real = (u32 *) table; | |
975 | agp_gatt_table = (void *)table; | |
976 | ||
977 | bridge->driver->cache_flush(); | |
fcea424d AV |
978 | #ifdef CONFIG_X86 |
979 | set_memory_uc((unsigned long)table, 1 << page_order); | |
980 | bridge->gatt_table = (void *)table; | |
981 | #else | |
07eee78e | 982 | bridge->gatt_table = ioremap_nocache(virt_to_gart(table), |
1da177e4 LT |
983 | (PAGE_SIZE * (1 << page_order))); |
984 | bridge->driver->cache_flush(); | |
fcea424d | 985 | #endif |
1da177e4 LT |
986 | |
987 | if (bridge->gatt_table == NULL) { | |
988 | for (page = virt_to_page(table); page <= virt_to_page(table_end); page++) | |
989 | ClearPageReserved(page); | |
990 | ||
07eee78e | 991 | free_gatt_pages(table, page_order); |
1da177e4 LT |
992 | |
993 | return -ENOMEM; | |
994 | } | |
07eee78e | 995 | bridge->gatt_bus_addr = virt_to_gart(bridge->gatt_table_real); |
1da177e4 LT |
996 | |
997 | /* AK: bogus, should encode addresses > 4GB */ | |
998 | for (i = 0; i < num_entries; i++) { | |
999 | writel(bridge->scratch_page, bridge->gatt_table+i); | |
1000 | readl(bridge->gatt_table+i); /* PCI Posting. */ | |
1001 | } | |
1002 | ||
1003 | return 0; | |
1004 | } | |
1005 | EXPORT_SYMBOL(agp_generic_create_gatt_table); | |
1006 | ||
1007 | int agp_generic_free_gatt_table(struct agp_bridge_data *bridge) | |
1008 | { | |
1009 | int page_order; | |
1010 | char *table, *table_end; | |
1011 | void *temp; | |
1012 | struct page *page; | |
1013 | ||
1014 | temp = bridge->current_size; | |
1015 | ||
1016 | switch (bridge->driver->size_type) { | |
1017 | case U8_APER_SIZE: | |
1018 | page_order = A_SIZE_8(temp)->page_order; | |
1019 | break; | |
1020 | case U16_APER_SIZE: | |
1021 | page_order = A_SIZE_16(temp)->page_order; | |
1022 | break; | |
1023 | case U32_APER_SIZE: | |
1024 | page_order = A_SIZE_32(temp)->page_order; | |
1025 | break; | |
1026 | case FIXED_APER_SIZE: | |
1027 | page_order = A_SIZE_FIX(temp)->page_order; | |
1028 | break; | |
1029 | case LVL2_APER_SIZE: | |
1030 | /* The generic routines can't deal with 2 level gatt's */ | |
1031 | return -EINVAL; | |
1032 | break; | |
1033 | default: | |
1034 | page_order = 0; | |
1035 | break; | |
1036 | } | |
1037 | ||
1038 | /* Do not worry about freeing memory, because if this is | |
1039 | * called, then all agp memory is deallocated and removed | |
1040 | * from the table. */ | |
1041 | ||
fcea424d AV |
1042 | #ifdef CONFIG_X86 |
1043 | set_memory_wb((unsigned long)bridge->gatt_table, 1 << page_order); | |
1044 | #else | |
1da177e4 | 1045 | iounmap(bridge->gatt_table); |
fcea424d | 1046 | #endif |
1da177e4 LT |
1047 | table = (char *) bridge->gatt_table_real; |
1048 | table_end = table + ((PAGE_SIZE * (1 << page_order)) - 1); | |
1049 | ||
1050 | for (page = virt_to_page(table); page <= virt_to_page(table_end); page++) | |
1051 | ClearPageReserved(page); | |
1052 | ||
07eee78e | 1053 | free_gatt_pages(bridge->gatt_table_real, page_order); |
1da177e4 LT |
1054 | |
1055 | agp_gatt_table = NULL; | |
1056 | bridge->gatt_table = NULL; | |
1057 | bridge->gatt_table_real = NULL; | |
1058 | bridge->gatt_bus_addr = 0; | |
1059 | ||
1060 | return 0; | |
1061 | } | |
1062 | EXPORT_SYMBOL(agp_generic_free_gatt_table); | |
1063 | ||
1064 | ||
1065 | int agp_generic_insert_memory(struct agp_memory * mem, off_t pg_start, int type) | |
1066 | { | |
1067 | int num_entries; | |
1068 | size_t i; | |
1069 | off_t j; | |
1070 | void *temp; | |
1071 | struct agp_bridge_data *bridge; | |
a030ce44 | 1072 | int mask_type; |
1da177e4 LT |
1073 | |
1074 | bridge = mem->bridge; | |
1075 | if (!bridge) | |
1076 | return -EINVAL; | |
1077 | ||
5aa80c72 TH |
1078 | if (mem->page_count == 0) |
1079 | return 0; | |
1080 | ||
1da177e4 LT |
1081 | temp = bridge->current_size; |
1082 | ||
1083 | switch (bridge->driver->size_type) { | |
1084 | case U8_APER_SIZE: | |
1085 | num_entries = A_SIZE_8(temp)->num_entries; | |
1086 | break; | |
1087 | case U16_APER_SIZE: | |
1088 | num_entries = A_SIZE_16(temp)->num_entries; | |
1089 | break; | |
1090 | case U32_APER_SIZE: | |
1091 | num_entries = A_SIZE_32(temp)->num_entries; | |
1092 | break; | |
1093 | case FIXED_APER_SIZE: | |
1094 | num_entries = A_SIZE_FIX(temp)->num_entries; | |
1095 | break; | |
1096 | case LVL2_APER_SIZE: | |
1097 | /* The generic routines can't deal with 2 level gatt's */ | |
1098 | return -EINVAL; | |
1099 | break; | |
1100 | default: | |
1101 | num_entries = 0; | |
1102 | break; | |
1103 | } | |
1104 | ||
1105 | num_entries -= agp_memory_reserved/PAGE_SIZE; | |
1106 | if (num_entries < 0) num_entries = 0; | |
1107 | ||
1c14cfbb | 1108 | if (type != mem->type) |
a030ce44 | 1109 | return -EINVAL; |
a030ce44 TH |
1110 | |
1111 | mask_type = bridge->driver->agp_type_to_mask_type(bridge, type); | |
1112 | if (mask_type != 0) { | |
1da177e4 LT |
1113 | /* The generic routines know nothing of memory types */ |
1114 | return -EINVAL; | |
1115 | } | |
1116 | ||
1117 | /* AK: could wrap */ | |
1118 | if ((pg_start + mem->page_count) > num_entries) | |
1119 | return -EINVAL; | |
1120 | ||
1121 | j = pg_start; | |
1122 | ||
1123 | while (j < (pg_start + mem->page_count)) { | |
1124 | if (!PGE_EMPTY(bridge, readl(bridge->gatt_table+j))) | |
1125 | return -EBUSY; | |
1126 | j++; | |
1127 | } | |
1128 | ||
c7258012 | 1129 | if (!mem->is_flushed) { |
1da177e4 | 1130 | bridge->driver->cache_flush(); |
c7258012 | 1131 | mem->is_flushed = true; |
1da177e4 LT |
1132 | } |
1133 | ||
1134 | for (i = 0, j = pg_start; i < mem->page_count; i++, j++) { | |
07613ba2 | 1135 | writel(bridge->driver->mask_memory(bridge, mem->pages[i], mask_type), |
a030ce44 | 1136 | bridge->gatt_table+j); |
1da177e4 | 1137 | } |
5aa80c72 | 1138 | readl(bridge->gatt_table+j-1); /* PCI Posting. */ |
1da177e4 LT |
1139 | |
1140 | bridge->driver->tlb_flush(mem); | |
1141 | return 0; | |
1142 | } | |
1143 | EXPORT_SYMBOL(agp_generic_insert_memory); | |
1144 | ||
1145 | ||
1146 | int agp_generic_remove_memory(struct agp_memory *mem, off_t pg_start, int type) | |
1147 | { | |
1148 | size_t i; | |
1149 | struct agp_bridge_data *bridge; | |
a030ce44 | 1150 | int mask_type; |
1da177e4 LT |
1151 | |
1152 | bridge = mem->bridge; | |
1153 | if (!bridge) | |
1154 | return -EINVAL; | |
1155 | ||
5aa80c72 TH |
1156 | if (mem->page_count == 0) |
1157 | return 0; | |
1158 | ||
a030ce44 TH |
1159 | if (type != mem->type) |
1160 | return -EINVAL; | |
1161 | ||
1162 | mask_type = bridge->driver->agp_type_to_mask_type(bridge, type); | |
1163 | if (mask_type != 0) { | |
1da177e4 LT |
1164 | /* The generic routines know nothing of memory types */ |
1165 | return -EINVAL; | |
1166 | } | |
1167 | ||
1168 | /* AK: bogus, should encode addresses > 4GB */ | |
1169 | for (i = pg_start; i < (mem->page_count + pg_start); i++) { | |
1170 | writel(bridge->scratch_page, bridge->gatt_table+i); | |
1da177e4 | 1171 | } |
5aa80c72 | 1172 | readl(bridge->gatt_table+i-1); /* PCI Posting. */ |
1da177e4 | 1173 | |
1da177e4 LT |
1174 | bridge->driver->tlb_flush(mem); |
1175 | return 0; | |
1176 | } | |
1177 | EXPORT_SYMBOL(agp_generic_remove_memory); | |
1178 | ||
1da177e4 LT |
1179 | struct agp_memory *agp_generic_alloc_by_type(size_t page_count, int type) |
1180 | { | |
1181 | return NULL; | |
1182 | } | |
1183 | EXPORT_SYMBOL(agp_generic_alloc_by_type); | |
1184 | ||
1da177e4 LT |
1185 | void agp_generic_free_by_type(struct agp_memory *curr) |
1186 | { | |
a030ce44 | 1187 | agp_free_page_array(curr); |
1da177e4 LT |
1188 | agp_free_key(curr->key); |
1189 | kfree(curr); | |
1190 | } | |
1191 | EXPORT_SYMBOL(agp_generic_free_by_type); | |
1192 | ||
a030ce44 TH |
1193 | struct agp_memory *agp_generic_alloc_user(size_t page_count, int type) |
1194 | { | |
1195 | struct agp_memory *new; | |
1196 | int i; | |
1197 | int pages; | |
1198 | ||
1199 | pages = (page_count + ENTRIES_PER_PAGE - 1) / ENTRIES_PER_PAGE; | |
1200 | new = agp_create_user_memory(page_count); | |
1201 | if (new == NULL) | |
1202 | return NULL; | |
1203 | ||
1c14cfbb | 1204 | for (i = 0; i < page_count; i++) |
07613ba2 | 1205 | new->pages[i] = 0; |
a030ce44 TH |
1206 | new->page_count = 0; |
1207 | new->type = type; | |
1208 | new->num_scratch_pages = pages; | |
1209 | ||
1210 | return new; | |
1211 | } | |
1212 | EXPORT_SYMBOL(agp_generic_alloc_user); | |
1213 | ||
1da177e4 LT |
1214 | /* |
1215 | * Basic Page Allocation Routines - | |
1216 | * These routines handle page allocation and by default they reserve the allocated | |
1217 | * memory. They also handle incrementing the current_memory_agp value, Which is checked | |
1218 | * against a maximum value. | |
1219 | */ | |
1220 | ||
37acee10 SL |
1221 | int agp_generic_alloc_pages(struct agp_bridge_data *bridge, struct agp_memory *mem, size_t num_pages) |
1222 | { | |
1223 | struct page * page; | |
1224 | int i, ret = -ENOMEM; | |
1225 | ||
1226 | for (i = 0; i < num_pages; i++) { | |
59de2beb | 1227 | page = alloc_page(GFP_KERNEL | GFP_DMA32 | __GFP_ZERO); |
37acee10 SL |
1228 | /* agp_free_memory() needs gart address */ |
1229 | if (page == NULL) | |
1230 | goto out; | |
1231 | ||
1232 | #ifndef CONFIG_X86 | |
1233 | map_page_into_agp(page); | |
1234 | #endif | |
1235 | get_page(page); | |
1236 | atomic_inc(&agp_bridge->current_memory_agp); | |
1237 | ||
07613ba2 | 1238 | mem->pages[i] = page; |
37acee10 SL |
1239 | mem->page_count++; |
1240 | } | |
1241 | ||
1242 | #ifdef CONFIG_X86 | |
07613ba2 | 1243 | set_pages_array_uc(mem->pages, num_pages); |
37acee10 SL |
1244 | #endif |
1245 | ret = 0; | |
1246 | out: | |
37acee10 SL |
1247 | return ret; |
1248 | } | |
1249 | EXPORT_SYMBOL(agp_generic_alloc_pages); | |
1250 | ||
07613ba2 | 1251 | struct page *agp_generic_alloc_page(struct agp_bridge_data *bridge) |
1da177e4 LT |
1252 | { |
1253 | struct page * page; | |
1254 | ||
59de2beb | 1255 | page = alloc_page(GFP_KERNEL | GFP_DMA32 | __GFP_ZERO); |
1da177e4 LT |
1256 | if (page == NULL) |
1257 | return NULL; | |
1258 | ||
9326d61b | 1259 | map_page_into_agp(page); |
1da177e4 LT |
1260 | |
1261 | get_page(page); | |
1da177e4 | 1262 | atomic_inc(&agp_bridge->current_memory_agp); |
07613ba2 | 1263 | return page; |
1da177e4 LT |
1264 | } |
1265 | EXPORT_SYMBOL(agp_generic_alloc_page); | |
1266 | ||
bd07928c SL |
1267 | void agp_generic_destroy_pages(struct agp_memory *mem) |
1268 | { | |
1269 | int i; | |
bd07928c SL |
1270 | struct page *page; |
1271 | ||
1272 | if (!mem) | |
1273 | return; | |
1274 | ||
bd07928c | 1275 | #ifdef CONFIG_X86 |
07613ba2 | 1276 | set_pages_array_wb(mem->pages, mem->page_count); |
bd07928c SL |
1277 | #endif |
1278 | ||
1279 | for (i = 0; i < mem->page_count; i++) { | |
07613ba2 | 1280 | page = mem->pages[i]; |
bd07928c SL |
1281 | |
1282 | #ifndef CONFIG_X86 | |
1283 | unmap_page_from_agp(page); | |
1284 | #endif | |
bd07928c | 1285 | put_page(page); |
07613ba2 | 1286 | __free_page(page); |
bd07928c | 1287 | atomic_dec(&agp_bridge->current_memory_agp); |
07613ba2 | 1288 | mem->pages[i] = NULL; |
bd07928c SL |
1289 | } |
1290 | } | |
1291 | EXPORT_SYMBOL(agp_generic_destroy_pages); | |
1da177e4 | 1292 | |
07613ba2 | 1293 | void agp_generic_destroy_page(struct page *page, int flags) |
1da177e4 | 1294 | { |
07613ba2 | 1295 | if (page == NULL) |
1da177e4 LT |
1296 | return; |
1297 | ||
a2721e99 DA |
1298 | if (flags & AGP_PAGE_DESTROY_UNMAP) |
1299 | unmap_page_from_agp(page); | |
1300 | ||
1301 | if (flags & AGP_PAGE_DESTROY_FREE) { | |
1302 | put_page(page); | |
07613ba2 | 1303 | __free_page(page); |
a2721e99 DA |
1304 | atomic_dec(&agp_bridge->current_memory_agp); |
1305 | } | |
1da177e4 LT |
1306 | } |
1307 | EXPORT_SYMBOL(agp_generic_destroy_page); | |
1308 | ||
1309 | /* End Basic Page Allocation Routines */ | |
1310 | ||
1311 | ||
1312 | /** | |
1313 | * agp_enable - initialise the agp point-to-point connection. | |
1314 | * | |
1315 | * @mode: agp mode register value to configure with. | |
1316 | */ | |
1317 | void agp_enable(struct agp_bridge_data *bridge, u32 mode) | |
1318 | { | |
1319 | if (!bridge) | |
1320 | return; | |
1321 | bridge->driver->agp_enable(bridge, mode); | |
1322 | } | |
1323 | EXPORT_SYMBOL(agp_enable); | |
1324 | ||
1325 | /* When we remove the global variable agp_bridge from all drivers | |
1326 | * then agp_alloc_bridge and agp_generic_find_bridge need to be updated | |
1327 | */ | |
1328 | ||
1329 | struct agp_bridge_data *agp_generic_find_bridge(struct pci_dev *pdev) | |
1330 | { | |
1331 | if (list_empty(&agp_bridges)) | |
1332 | return NULL; | |
1333 | ||
1334 | return agp_bridge; | |
1335 | } | |
1336 | ||
1337 | static void ipi_handler(void *null) | |
1338 | { | |
1339 | flush_agp_cache(); | |
1340 | } | |
1341 | ||
1342 | void global_cache_flush(void) | |
1343 | { | |
15c8b6c1 | 1344 | if (on_each_cpu(ipi_handler, NULL, 1) != 0) |
1da177e4 LT |
1345 | panic(PFX "timed out waiting for the other CPUs!\n"); |
1346 | } | |
1347 | EXPORT_SYMBOL(global_cache_flush); | |
1348 | ||
1349 | unsigned long agp_generic_mask_memory(struct agp_bridge_data *bridge, | |
07613ba2 | 1350 | struct page *page, int type) |
1da177e4 | 1351 | { |
07613ba2 | 1352 | unsigned long addr = phys_to_gart(page_to_phys(page)); |
1da177e4 LT |
1353 | /* memory type is ignored in the generic routine */ |
1354 | if (bridge->driver->masks) | |
1355 | return addr | bridge->driver->masks[0].mask; | |
1356 | else | |
1357 | return addr; | |
1358 | } | |
1359 | EXPORT_SYMBOL(agp_generic_mask_memory); | |
1360 | ||
a030ce44 TH |
1361 | int agp_generic_type_to_mask_type(struct agp_bridge_data *bridge, |
1362 | int type) | |
1363 | { | |
1364 | if (type >= AGP_USER_TYPES) | |
1365 | return 0; | |
1366 | return type; | |
1367 | } | |
1368 | EXPORT_SYMBOL(agp_generic_type_to_mask_type); | |
1369 | ||
1da177e4 LT |
1370 | /* |
1371 | * These functions are implemented according to the AGPv3 spec, | |
1372 | * which covers implementation details that had previously been | |
1373 | * left open. | |
1374 | */ | |
1375 | ||
1376 | int agp3_generic_fetch_size(void) | |
1377 | { | |
1378 | u16 temp_size; | |
1379 | int i; | |
1380 | struct aper_size_info_16 *values; | |
1381 | ||
1382 | pci_read_config_word(agp_bridge->dev, agp_bridge->capndx+AGPAPSIZE, &temp_size); | |
1383 | values = A_SIZE_16(agp_bridge->driver->aperture_sizes); | |
1384 | ||
1385 | for (i = 0; i < agp_bridge->driver->num_aperture_sizes; i++) { | |
1386 | if (temp_size == values[i].size_value) { | |
1387 | agp_bridge->previous_size = | |
1388 | agp_bridge->current_size = (void *) (values + i); | |
1389 | ||
1390 | agp_bridge->aperture_size_idx = i; | |
1391 | return values[i].size; | |
1392 | } | |
1393 | } | |
1394 | return 0; | |
1395 | } | |
1396 | EXPORT_SYMBOL(agp3_generic_fetch_size); | |
1397 | ||
1398 | void agp3_generic_tlbflush(struct agp_memory *mem) | |
1399 | { | |
1400 | u32 ctrl; | |
1401 | pci_read_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, &ctrl); | |
1402 | pci_write_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, ctrl & ~AGPCTRL_GTLBEN); | |
1403 | pci_write_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, ctrl); | |
1404 | } | |
1405 | EXPORT_SYMBOL(agp3_generic_tlbflush); | |
1406 | ||
1407 | int agp3_generic_configure(void) | |
1408 | { | |
1409 | u32 temp; | |
1410 | struct aper_size_info_16 *current_size; | |
1411 | ||
1412 | current_size = A_SIZE_16(agp_bridge->current_size); | |
1413 | ||
1414 | pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp); | |
1415 | agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK); | |
1416 | ||
1417 | /* set aperture size */ | |
1418 | pci_write_config_word(agp_bridge->dev, agp_bridge->capndx+AGPAPSIZE, current_size->size_value); | |
1419 | /* set gart pointer */ | |
1420 | pci_write_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPGARTLO, agp_bridge->gatt_bus_addr); | |
1421 | /* enable aperture and GTLB */ | |
1422 | pci_read_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, &temp); | |
1423 | pci_write_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, temp | AGPCTRL_APERENB | AGPCTRL_GTLBEN); | |
1424 | return 0; | |
1425 | } | |
1426 | EXPORT_SYMBOL(agp3_generic_configure); | |
1427 | ||
1428 | void agp3_generic_cleanup(void) | |
1429 | { | |
1430 | u32 ctrl; | |
1431 | pci_read_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, &ctrl); | |
1432 | pci_write_config_dword(agp_bridge->dev, agp_bridge->capndx+AGPCTRL, ctrl & ~AGPCTRL_APERENB); | |
1433 | } | |
1434 | EXPORT_SYMBOL(agp3_generic_cleanup); | |
1435 | ||
e5524f35 | 1436 | const struct aper_size_info_16 agp3_generic_sizes[AGP_GENERIC_SIZES_ENTRIES] = |
1da177e4 LT |
1437 | { |
1438 | {4096, 1048576, 10,0x000}, | |
1439 | {2048, 524288, 9, 0x800}, | |
1440 | {1024, 262144, 8, 0xc00}, | |
1441 | { 512, 131072, 7, 0xe00}, | |
1442 | { 256, 65536, 6, 0xf00}, | |
1443 | { 128, 32768, 5, 0xf20}, | |
1444 | { 64, 16384, 4, 0xf30}, | |
1445 | { 32, 8192, 3, 0xf38}, | |
1446 | { 16, 4096, 2, 0xf3c}, | |
1447 | { 8, 2048, 1, 0xf3e}, | |
1448 | { 4, 1024, 0, 0xf3f} | |
1449 | }; | |
1450 | EXPORT_SYMBOL(agp3_generic_sizes); | |
1451 |