projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86/amd/numa: Fix northbridge quirk to assign correct NUMA node
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / x86 / kernel / quirks.c
CommitLineData
1da177e4
LT		 1/*
2 * This file contains work-arounds for x86 and x86_64 platform bugs.
3 */
1da177e4
LT		 4#include <linux/pci.h>
5#include <linux/irq.h>
6
d54bd57d
VP		 7#include <asm/hpet.h>
8
1da177e4
LT		 9#if defined(CONFIG_X86_IO_APIC) && defined(CONFIG_SMP) && defined(CONFIG_PCI)
10
a18e3690 11static void quirk_intel_irqbalance(struct pci_dev *dev)
1da177e4 12{
38175051 13 u8 config;
9585ca02 14 u16 word;
1da177e4
LT		 15
16 /* BIOS may enable hardware IRQ balancing for
17 * E7520/E7320/E7525(revision ID 0x9 and below)
18 * based platforms.
19 * Disable SW irqbalance/affinity on those platforms.
20 */
38175051 21 if (dev->revision > 0x9)
1da177e4
LT		 22 return;
23
a86f34b4
AM		 24 /* enable access to config space*/
25 pci_read_config_byte(dev, 0xf4, &config);
26 pci_write_config_byte(dev, 0xf4, config|0x2);
1da177e4 27
9585ca02
MW		 28 /*
29 * read xTPR register. We may not have a pci_dev for device 8
30 * because it might be hidden until the above write.
31 */
32 pci_bus_read_config_word(dev->bus, PCI_DEVFN(8, 0), 0x4c, &word);
1da177e4
LT		 33
34 if (!(word & (1 << 13))) {
9ed88554 35 dev_info(&dev->dev, "Intel E7520/7320/7525 detected; "
36 "disabling irq balancing and affinity\n");
1da177e4
LT		 37 noirqdebug_setup("");
38#ifdef CONFIG_PROC_FS
39 no_irq_affinity = 1;
40#endif
41 }
42
a86f34b4 43 /* put back the original value for config space*/
da9bb1d2 44 if (!(config & 0x2))
a86f34b4 45 pci_write_config_byte(dev, 0xf4, config);
1da177e4 46}
76492237
TG		 47DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7320_MCH,
48 quirk_intel_irqbalance);
49DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7525_MCH,
50 quirk_intel_irqbalance);
51DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH,
52 quirk_intel_irqbalance);
1da177e4 53#endif
d54bd57d
VP		 54
55#if defined(CONFIG_HPET_TIMER)
56unsigned long force_hpet_address;
57
bfe0c1cc
VP		 58static enum {
59 NONE_FORCE_HPET_RESUME,
60 OLD_ICH_FORCE_HPET_RESUME,
b196884e 61 ICH_FORCE_HPET_RESUME,
d79a5f80
CC		 62 VT8237_FORCE_HPET_RESUME,
63 NVIDIA_FORCE_HPET_RESUME,
e8aa4667 64 ATI_FORCE_HPET_RESUME,
bfe0c1cc
VP		 65} force_hpet_resume_type;
66
d54bd57d
VP		 67static void __iomem *rcba_base;
68
bfe0c1cc 69static void ich_force_hpet_resume(void)
d54bd57d
VP		 70{
71 u32 val;
72
73 if (!force_hpet_address)
74 return;
75
8c5dfd25 76 BUG_ON(rcba_base == NULL);
d54bd57d
VP		 77
78 /* read the Function Disable register, dword mode only */
79 val = readl(rcba_base + 0x3404);
80 if (!(val & 0x80)) {
81 /* HPET disabled in HPTC. Trying to enable */
82 writel(val | 0x80, rcba_base + 0x3404);
83 }
84
85 val = readl(rcba_base + 0x3404);
86 if (!(val & 0x80))
87 BUG();
88 else
89 printk(KERN_DEBUG "Force enabled HPET at resume\n");
90
91 return;
92}
93
94static void ich_force_enable_hpet(struct pci_dev *dev)
95{
96 u32 val;
97 u32 uninitialized_var(rcba);
98 int err = 0;
99
100 if (hpet_address || force_hpet_address)
101 return;
102
103 pci_read_config_dword(dev, 0xF0, &rcba);
104 rcba &= 0xFFFFC000;
105 if (rcba == 0) {
9ed88554 106 dev_printk(KERN_DEBUG, &dev->dev, "RCBA disabled; "
107 "cannot force enable HPET\n");
d54bd57d
VP		 108 return;
109 }
110
111 /* use bits 31:14, 16 kB aligned */
112 rcba_base = ioremap_nocache(rcba, 0x4000);
113 if (rcba_base == NULL) {
9ed88554 114 dev_printk(KERN_DEBUG, &dev->dev, "ioremap failed; "
115 "cannot force enable HPET\n");
d54bd57d
VP		 116 return;
117 }
118
119 /* read the Function Disable register, dword mode only */
120 val = readl(rcba_base + 0x3404);
121
122 if (val & 0x80) {
123 /* HPET is enabled in HPTC. Just not reported by BIOS */
124 val = val & 0x3;
125 force_hpet_address = 0xFED00000 | (val << 12);
9ed88554 126 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
127 "0x%lx\n", force_hpet_address);
d54bd57d
VP		 128 iounmap(rcba_base);
129 return;
130 }
131
132 /* HPET disabled in HPTC. Trying to enable */
133 writel(val | 0x80, rcba_base + 0x3404);
134
135 val = readl(rcba_base + 0x3404);
136 if (!(val & 0x80)) {
137 err = 1;
138 } else {
139 val = val & 0x3;
140 force_hpet_address = 0xFED00000 | (val << 12);
141 }
142
143 if (err) {
144 force_hpet_address = 0;
145 iounmap(rcba_base);
9ed88554 146 dev_printk(KERN_DEBUG, &dev->dev,
147 "Failed to force enable HPET\n");
d54bd57d 148 } else {
bfe0c1cc 149 force_hpet_resume_type = ICH_FORCE_HPET_RESUME;
9ed88554 150 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
151 "0x%lx\n", force_hpet_address);
d54bd57d
VP		 152 }
153}
154
155DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB2_0,
76492237 156 ich_force_enable_hpet);
74e411cb
KO		 157DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_0,
158 ich_force_enable_hpet);
d54bd57d 159DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1,
76492237 160 ich_force_enable_hpet);
ed6fb174 161DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_0,
76492237 162 ich_force_enable_hpet);
d54bd57d 163DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_1,
76492237 164 ich_force_enable_hpet);
d54bd57d 165DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_31,
76492237 166 ich_force_enable_hpet);
d54bd57d 167DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_1,
76492237 168 ich_force_enable_hpet);
bacbe999
JK		 169DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_4,
170 ich_force_enable_hpet);
dff244af
AJS		 171DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH9_7,
172 ich_force_enable_hpet);
42bb8cc5
AK		 173DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x3a16, /* ICH10 */
174 ich_force_enable_hpet);
bfe0c1cc
VP		 175
176static struct pci_dev *cached_dev;
177
7c4728f4
TG		 178static void hpet_print_force_info(void)
179{
180 printk(KERN_INFO "HPET not enabled in BIOS. "
181 "You might try hpet=force boot option\n");
182}
183
bfe0c1cc
VP		 184static void old_ich_force_hpet_resume(void)
185{
186 u32 val;
187 u32 uninitialized_var(gen_cntl);
188
189 if (!force_hpet_address || !cached_dev)
190 return;
191
192 pci_read_config_dword(cached_dev, 0xD0, &gen_cntl);
193 gen_cntl &= (~(0x7 << 15));
194 gen_cntl |= (0x4 << 15);
195
196 pci_write_config_dword(cached_dev, 0xD0, gen_cntl);
197 pci_read_config_dword(cached_dev, 0xD0, &gen_cntl);
198 val = gen_cntl >> 15;
199 val &= 0x7;
200 if (val == 0x4)
201 printk(KERN_DEBUG "Force enabled HPET at resume\n");
202 else
203 BUG();
204}
205
206static void old_ich_force_enable_hpet(struct pci_dev *dev)
207{
208 u32 val;
209 u32 uninitialized_var(gen_cntl);
210
211 if (hpet_address || force_hpet_address)
212 return;
213
214 pci_read_config_dword(dev, 0xD0, &gen_cntl);
215 /*
216 * Bit 17 is HPET enable bit.
217 * Bit 16:15 control the HPET base address.
218 */
219 val = gen_cntl >> 15;
220 val &= 0x7;
221 if (val & 0x4) {
222 val &= 0x3;
223 force_hpet_address = 0xFED00000 | (val << 12);
9ed88554 224 dev_printk(KERN_DEBUG, &dev->dev, "HPET at 0x%lx\n",
225 force_hpet_address);
bfe0c1cc
VP		 226 return;
227 }
228
229 /*
230 * HPET is disabled. Trying enabling at FED00000 and check
231 * whether it sticks
232 */
233 gen_cntl &= (~(0x7 << 15));
234 gen_cntl |= (0x4 << 15);
235 pci_write_config_dword(dev, 0xD0, gen_cntl);
236
237 pci_read_config_dword(dev, 0xD0, &gen_cntl);
238
239 val = gen_cntl >> 15;
240 val &= 0x7;
241 if (val & 0x4) {
242 /* HPET is enabled in HPTC. Just not reported by BIOS */
243 val &= 0x3;
244 force_hpet_address = 0xFED00000 | (val << 12);
9ed88554 245 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
246 "0x%lx\n", force_hpet_address);
32a2da64 247 cached_dev = dev;
bfe0c1cc
VP		 248 force_hpet_resume_type = OLD_ICH_FORCE_HPET_RESUME;
249 return;
250 }
251
9ed88554 252 dev_printk(KERN_DEBUG, &dev->dev, "Failed to force enable HPET\n");
bfe0c1cc
VP		 253}
254
158ad326
US		 255/*
256 * Undocumented chipset features. Make sure that the user enforced
257 * this.
258 */
259static void old_ich_force_enable_hpet_user(struct pci_dev *dev)
260{
261 if (hpet_force_user)
262 old_ich_force_enable_hpet(dev);
263}
264
4c2a997c
JB		 265DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB_1,
266 old_ich_force_enable_hpet_user);
158ad326
US		 267DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_0,
268 old_ich_force_enable_hpet_user);
269DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_12,
270 old_ich_force_enable_hpet_user);
271DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_0,
272 old_ich_force_enable_hpet_user);
273DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_12,
274 old_ich_force_enable_hpet_user);
bfe0c1cc 275DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_0,
76492237 276 old_ich_force_enable_hpet);
bfe0c1cc 277DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_12,
76492237 278 old_ich_force_enable_hpet);
bfe0c1cc 279
b196884e
US		 280
281static void vt8237_force_hpet_resume(void)
282{
283 u32 val;
284
285 if (!force_hpet_address || !cached_dev)
286 return;
287
288 val = 0xfed00000 | 0x80;
289 pci_write_config_dword(cached_dev, 0x68, val);
290
291 pci_read_config_dword(cached_dev, 0x68, &val);
292 if (val & 0x80)
293 printk(KERN_DEBUG "Force enabled HPET at resume\n");
294 else
295 BUG();
296}
297
298static void vt8237_force_enable_hpet(struct pci_dev *dev)
299{
300 u32 uninitialized_var(val);
301
7c4728f4
TG		 302 if (hpet_address || force_hpet_address)
303 return;
304
305 if (!hpet_force_user) {
306 hpet_print_force_info();
b196884e 307 return;
7c4728f4 308 }
b196884e
US		 309
310 pci_read_config_dword(dev, 0x68, &val);
311 /*
312 * Bit 7 is HPET enable bit.
313 * Bit 31:10 is HPET base address (contrary to what datasheet claims)
314 */
315 if (val & 0x80) {
316 force_hpet_address = (val & ~0x3ff);
9ed88554 317 dev_printk(KERN_DEBUG, &dev->dev, "HPET at 0x%lx\n",
318 force_hpet_address);
b196884e
US		 319 return;
320 }
321
322 /*
323 * HPET is disabled. Trying enabling at FED00000 and check
324 * whether it sticks
325 */
326 val = 0xfed00000 | 0x80;
327 pci_write_config_dword(dev, 0x68, val);
328
329 pci_read_config_dword(dev, 0x68, &val);
330 if (val & 0x80) {
331 force_hpet_address = (val & ~0x3ff);
9ed88554 332 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
333 "0x%lx\n", force_hpet_address);
b196884e
US		 334 cached_dev = dev;
335 force_hpet_resume_type = VT8237_FORCE_HPET_RESUME;
336 return;
337 }
338
9ed88554 339 dev_printk(KERN_DEBUG, &dev->dev, "Failed to force enable HPET\n");
b196884e
US		 340}
341
342DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8235,
343 vt8237_force_enable_hpet);
344DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237,
345 vt8237_force_enable_hpet);
892df7f8
UH		 346DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_CX700,
347 vt8237_force_enable_hpet);
b196884e 348
e8aa4667
AH		 349static void ati_force_hpet_resume(void)
350{
351 pci_write_config_dword(cached_dev, 0x14, 0xfed00000);
352 printk(KERN_DEBUG "Force enabled HPET at resume\n");
353}
354
e7250b8a
AH		 355static u32 ati_ixp4x0_rev(struct pci_dev *dev)
356{
73f46040
BP		 357 int err = 0;
358 u32 d = 0;
359 u8 b = 0;
e7250b8a 360
73f46040 361 err = pci_read_config_byte(dev, 0xac, &b);
e7250b8a 362 b &= ~(1<<5);
73f46040
BP		 363 err |= pci_write_config_byte(dev, 0xac, b);
364 err |= pci_read_config_dword(dev, 0x70, &d);
e7250b8a 365 d |= 1<<8;
73f46040
BP		 366 err |= pci_write_config_dword(dev, 0x70, d);
367 err |= pci_read_config_dword(dev, 0x8, &d);
e7250b8a
AH		 368 d &= 0xff;
369 dev_printk(KERN_DEBUG, &dev->dev, "SB4X0 revision 0x%x\n", d);
73f46040
BP		 370
371 WARN_ON_ONCE(err);
372
e7250b8a
AH		 373 return d;
374}
375
e8aa4667
AH		 376static void ati_force_enable_hpet(struct pci_dev *dev)
377{
e7250b8a
AH		 378 u32 d, val;
379 u8 b;
e8aa4667 380
7c4728f4
TG		 381 if (hpet_address || force_hpet_address)
382 return;
383
384 if (!hpet_force_user) {
385 hpet_print_force_info();
e8aa4667 386 return;
7c4728f4 387 }
e8aa4667 388
e7250b8a
AH		 389 d = ati_ixp4x0_rev(dev);
390 if (d < 0x82)
391 return;
392
393 /* base address */
e8aa4667
AH		 394 pci_write_config_dword(dev, 0x14, 0xfed00000);
395 pci_read_config_dword(dev, 0x14, &val);
e7250b8a
AH		 396
397 /* enable interrupt */
398 outb(0x72, 0xcd6); b = inb(0xcd7);
399 b |= 0x1;
400 outb(0x72, 0xcd6); outb(b, 0xcd7);
401 outb(0x72, 0xcd6); b = inb(0xcd7);
402 if (!(b & 0x1))
403 return;
404 pci_read_config_dword(dev, 0x64, &d);
405 d |= (1<<10);
406 pci_write_config_dword(dev, 0x64, d);
407 pci_read_config_dword(dev, 0x64, &d);
408 if (!(d & (1<<10)))
409 return;
410
e8aa4667
AH		 411 force_hpet_address = val;
412 force_hpet_resume_type = ATI_FORCE_HPET_RESUME;
413 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at 0x%lx\n",
414 force_hpet_address);
415 cached_dev = dev;
e8aa4667
AH		 416}
417DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP400_SMBUS,
418 ati_force_enable_hpet);
419
d79a5f80
CC		 420/*
421 * Undocumented chipset feature taken from LinuxBIOS.
422 */
423static void nvidia_force_hpet_resume(void)
424{
425 pci_write_config_dword(cached_dev, 0x44, 0xfed00001);
426 printk(KERN_DEBUG "Force enabled HPET at resume\n");
427}
428
429static void nvidia_force_enable_hpet(struct pci_dev *dev)
430{
431 u32 uninitialized_var(val);
432
7c4728f4
TG		 433 if (hpet_address || force_hpet_address)
434 return;
435
436 if (!hpet_force_user) {
437 hpet_print_force_info();
d79a5f80 438 return;
7c4728f4 439 }
d79a5f80
CC		 440
441 pci_write_config_dword(dev, 0x44, 0xfed00001);
442 pci_read_config_dword(dev, 0x44, &val);
443 force_hpet_address = val & 0xfffffffe;
444 force_hpet_resume_type = NVIDIA_FORCE_HPET_RESUME;
9ed88554 445 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at 0x%lx\n",
d79a5f80
CC		 446 force_hpet_address);
447 cached_dev = dev;
448 return;
449}
450
451/* ISA Bridges */
452DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0050,
453 nvidia_force_enable_hpet);
454DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0051,
455 nvidia_force_enable_hpet);
b196884e 456
1b82ba6e 457/* LPC bridges */
96bcf458
ZL		 458DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0260,
459 nvidia_force_enable_hpet);
1b82ba6e
CC		 460DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0360,
461 nvidia_force_enable_hpet);
462DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0361,
463 nvidia_force_enable_hpet);
464DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0362,
465 nvidia_force_enable_hpet);
466DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0363,
467 nvidia_force_enable_hpet);
468DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0364,
469 nvidia_force_enable_hpet);
470DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0365,
471 nvidia_force_enable_hpet);
472DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0366,
473 nvidia_force_enable_hpet);
474DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0367,
475 nvidia_force_enable_hpet);
476
bfe0c1cc
VP		 477void force_hpet_resume(void)
478{
479 switch (force_hpet_resume_type) {
4a5a77d1
HH		 480 case ICH_FORCE_HPET_RESUME:
481 ich_force_hpet_resume();
482 return;
483 case OLD_ICH_FORCE_HPET_RESUME:
484 old_ich_force_hpet_resume();
485 return;
486 case VT8237_FORCE_HPET_RESUME:
487 vt8237_force_hpet_resume();
488 return;
489 case NVIDIA_FORCE_HPET_RESUME:
490 nvidia_force_hpet_resume();
491 return;
e8aa4667
AH		 492 case ATI_FORCE_HPET_RESUME:
493 ati_force_hpet_resume();
494 return;
4a5a77d1 495 default:
bfe0c1cc
VP		 496 break;
497 }
498}
73472a46
PV		 499
500/*
501 * HPET MSI on some boards (ATI SB700/SB800) has side effect on
502 * floppy DMA. Disable HPET MSI on such platforms.
fec84e33
AH		 503 * See erratum #27 (Misinterpreted MSI Requests May Result in
504 * Corrupted LPC DMA Data) in AMD Publication #46837,
505 * "SB700 Family Product Errata", Rev. 1.0, March 2010.
73472a46
PV		 506 */
507static void force_disable_hpet_msi(struct pci_dev *unused)
508{
509 hpet_msi_disable = 1;
510}
511
512DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_SBX00_SMBUS,
513 force_disable_hpet_msi);
514
9b94b3a1
AH		 515#endif
516
517#if defined(CONFIG_PCI) && defined(CONFIG_NUMA)
518/* Set correct numa_node information for AMD NB functions */
a18e3690 519static void quirk_amd_nb_node(struct pci_dev *dev)
9b94b3a1
AH		 520{
521 struct pci_dev *nb_ht;
522 unsigned int devfn;
303fc087 523 u32 node;
9b94b3a1
AH		 524 u32 val;
525
526 devfn = PCI_DEVFN(PCI_SLOT(dev->devfn), 0);
527 nb_ht = pci_get_slot(dev->bus, devfn);
528 if (!nb_ht)
529 return;
530
531 pci_read_config_dword(nb_ht, 0x60, &val);
b569c493 532 node = pcibus_to_node(dev->bus) | (val & 7);
303fc087
PB		 533 /*
534 * Some hardware may return an invalid node ID,
535 * so check it first:
536 */
537 if (node_online(node))
538 set_dev_node(&dev->dev, node);
748df9a4 539 pci_dev_put(nb_ht);
9b94b3a1 540}
bfe0c1cc 541
9b94b3a1
AH		 542DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB,
543 quirk_amd_nb_node);
544DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB_ADDRMAP,
545 quirk_amd_nb_node);
546DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB_MEMCTL,
547 quirk_amd_nb_node);
548DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB_MISC,
549 quirk_amd_nb_node);
550DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_HT,
551 quirk_amd_nb_node);
552DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_MAP,
553 quirk_amd_nb_node);
554DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_DRAM,
555 quirk_amd_nb_node);
556DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_MISC,
557 quirk_amd_nb_node);
558DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_LINK,
559 quirk_amd_nb_node);
f62ef5f3
AH		 560DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_F0,
561 quirk_amd_nb_node);
562DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_F1,
563 quirk_amd_nb_node);
564DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_F2,
565 quirk_amd_nb_node);
566DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_F3,
567 quirk_amd_nb_node);
568DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_F4,
569 quirk_amd_nb_node);
570DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_F5,
571 quirk_amd_nb_node);
572
d54bd57d 573#endif
kernel source for telekom puls (alcatel/mediatek)