Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Intel IO-APIC support for multi-Pentium hosts. | |
3 | * | |
8f47e163 | 4 | * Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo |
1da177e4 LT |
5 | * |
6 | * Many thanks to Stig Venaas for trying out countless experimental | |
7 | * patches and reporting/debugging problems patiently! | |
8 | * | |
9 | * (c) 1999, Multiple IO-APIC support, developed by | |
10 | * Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and | |
11 | * Hidemi Kishimoto <kisimoto@css1.kbnes.nec.co.jp>, | |
12 | * further tested and cleaned up by Zach Brown <zab@redhat.com> | |
13 | * and Ingo Molnar <mingo@redhat.com> | |
14 | * | |
15 | * Fixes | |
16 | * Maciej W. Rozycki : Bits for genuine 82489DX APICs; | |
17 | * thanks to Eric Gilmore | |
18 | * and Rolf G. Tews | |
19 | * for testing these extensively | |
20 | * Paul Diefenbaugh : Added full ACPI support | |
21 | */ | |
22 | ||
23 | #include <linux/mm.h> | |
1da177e4 LT |
24 | #include <linux/interrupt.h> |
25 | #include <linux/init.h> | |
26 | #include <linux/delay.h> | |
27 | #include <linux/sched.h> | |
d4057bdb | 28 | #include <linux/pci.h> |
1da177e4 LT |
29 | #include <linux/mc146818rtc.h> |
30 | #include <linux/compiler.h> | |
31 | #include <linux/acpi.h> | |
129f6946 | 32 | #include <linux/module.h> |
f3c6ea1b | 33 | #include <linux/syscore_ops.h> |
3b7d1921 | 34 | #include <linux/msi.h> |
95d77884 | 35 | #include <linux/htirq.h> |
7dfb7103 | 36 | #include <linux/freezer.h> |
f26d6a2b | 37 | #include <linux/kthread.h> |
54168ed7 | 38 | #include <linux/jiffies.h> /* time_after() */ |
5a0e3ad6 | 39 | #include <linux/slab.h> |
d4057bdb YL |
40 | #ifdef CONFIG_ACPI |
41 | #include <acpi/acpi_bus.h> | |
42 | #endif | |
43 | #include <linux/bootmem.h> | |
44 | #include <linux/dmar.h> | |
58ac1e76 | 45 | #include <linux/hpet.h> |
54d5d424 | 46 | |
d4057bdb | 47 | #include <asm/idle.h> |
1da177e4 LT |
48 | #include <asm/io.h> |
49 | #include <asm/smp.h> | |
6d652ea1 | 50 | #include <asm/cpu.h> |
1da177e4 | 51 | #include <asm/desc.h> |
d4057bdb YL |
52 | #include <asm/proto.h> |
53 | #include <asm/acpi.h> | |
54 | #include <asm/dma.h> | |
1da177e4 | 55 | #include <asm/timer.h> |
306e440d | 56 | #include <asm/i8259.h> |
2d3fcc1c | 57 | #include <asm/msidef.h> |
8b955b0d | 58 | #include <asm/hypertransport.h> |
a4dbc34d | 59 | #include <asm/setup.h> |
8a8f422d | 60 | #include <asm/irq_remapping.h> |
58ac1e76 | 61 | #include <asm/hpet.h> |
2c1b284e | 62 | #include <asm/hw_irq.h> |
1da177e4 | 63 | |
7b6aa335 | 64 | #include <asm/apic.h> |
1da177e4 | 65 | |
32f71aff | 66 | #define __apicdebuginit(type) static type __init |
136d249e | 67 | |
2977fb3f CG |
68 | #define for_each_irq_pin(entry, head) \ |
69 | for (entry = head; entry; entry = entry->next) | |
32f71aff | 70 | |
263b5e86 JR |
71 | #ifdef CONFIG_IRQ_REMAP |
72 | static void irq_remap_modify_chip_defaults(struct irq_chip *chip); | |
73 | static inline bool irq_remapped(struct irq_cfg *cfg) | |
74 | { | |
75 | return cfg->irq_2_iommu.iommu != NULL; | |
76 | } | |
77 | #else | |
78 | static inline bool irq_remapped(struct irq_cfg *cfg) | |
79 | { | |
80 | return false; | |
81 | } | |
82 | static inline void irq_remap_modify_chip_defaults(struct irq_chip *chip) | |
83 | { | |
84 | } | |
85 | #endif | |
86 | ||
1da177e4 | 87 | /* |
54168ed7 IM |
88 | * Is the SiS APIC rmw bug present ? |
89 | * -1 = don't know, 0 = no, 1 = yes | |
1da177e4 LT |
90 | */ |
91 | int sis_apic_bug = -1; | |
92 | ||
dade7716 TG |
93 | static DEFINE_RAW_SPINLOCK(ioapic_lock); |
94 | static DEFINE_RAW_SPINLOCK(vector_lock); | |
efa2559f | 95 | |
b69c6c3b SS |
96 | static struct ioapic { |
97 | /* | |
98 | * # of IRQ routing registers | |
99 | */ | |
100 | int nr_registers; | |
57a6f740 SS |
101 | /* |
102 | * Saved state during suspend/resume, or while enabling intr-remap. | |
103 | */ | |
104 | struct IO_APIC_route_entry *saved_registers; | |
d5371430 SS |
105 | /* I/O APIC config */ |
106 | struct mpc_ioapic mp_config; | |
c040aaeb SS |
107 | /* IO APIC gsi routing info */ |
108 | struct mp_ioapic_gsi gsi_config; | |
8f18c971 | 109 | DECLARE_BITMAP(pin_programmed, MP_MAX_IOAPIC_PIN + 1); |
b69c6c3b | 110 | } ioapics[MAX_IO_APICS]; |
1da177e4 | 111 | |
6f50d45f | 112 | #define mpc_ioapic_ver(ioapic_idx) ioapics[ioapic_idx].mp_config.apicver |
d5371430 | 113 | |
6f50d45f | 114 | int mpc_ioapic_id(int ioapic_idx) |
d5371430 | 115 | { |
6f50d45f | 116 | return ioapics[ioapic_idx].mp_config.apicid; |
d5371430 SS |
117 | } |
118 | ||
6f50d45f | 119 | unsigned int mpc_ioapic_addr(int ioapic_idx) |
d5371430 | 120 | { |
6f50d45f | 121 | return ioapics[ioapic_idx].mp_config.apicaddr; |
d5371430 SS |
122 | } |
123 | ||
6f50d45f | 124 | struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic_idx) |
c040aaeb | 125 | { |
6f50d45f | 126 | return &ioapics[ioapic_idx].gsi_config; |
c040aaeb | 127 | } |
9f640ccb | 128 | |
c040aaeb | 129 | int nr_ioapics; |
2a4ab640 | 130 | |
a4384df3 EB |
131 | /* The one past the highest gsi number used */ |
132 | u32 gsi_top; | |
5777372a | 133 | |
584f734d | 134 | /* MP IRQ source entries */ |
c2c21745 | 135 | struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES]; |
584f734d AS |
136 | |
137 | /* # of MP IRQ source entries */ | |
138 | int mp_irq_entries; | |
139 | ||
bc07844a TG |
140 | /* GSI interrupts */ |
141 | static int nr_irqs_gsi = NR_IRQS_LEGACY; | |
142 | ||
bb8187d3 | 143 | #ifdef CONFIG_EISA |
8732fc4b AS |
144 | int mp_bus_id_to_type[MAX_MP_BUSSES]; |
145 | #endif | |
146 | ||
147 | DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES); | |
148 | ||
efa2559f YL |
149 | int skip_ioapic_setup; |
150 | ||
7167d08e HK |
151 | /** |
152 | * disable_ioapic_support() - disables ioapic support at runtime | |
153 | */ | |
154 | void disable_ioapic_support(void) | |
65a4e574 IM |
155 | { |
156 | #ifdef CONFIG_PCI | |
157 | noioapicquirk = 1; | |
158 | noioapicreroute = -1; | |
159 | #endif | |
160 | skip_ioapic_setup = 1; | |
161 | } | |
162 | ||
54168ed7 | 163 | static int __init parse_noapic(char *str) |
efa2559f YL |
164 | { |
165 | /* disable IO-APIC */ | |
7167d08e | 166 | disable_ioapic_support(); |
efa2559f YL |
167 | return 0; |
168 | } | |
169 | early_param("noapic", parse_noapic); | |
66759a01 | 170 | |
20443598 SAS |
171 | static int io_apic_setup_irq_pin(unsigned int irq, int node, |
172 | struct io_apic_irq_attr *attr); | |
710dcda6 | 173 | |
2d8009ba FT |
174 | /* Will be called in mpparse/acpi/sfi codes for saving IRQ info */ |
175 | void mp_save_irq(struct mpc_intsrc *m) | |
176 | { | |
177 | int i; | |
178 | ||
179 | apic_printk(APIC_VERBOSE, "Int: type %d, pol %d, trig %d, bus %02x," | |
180 | " IRQ %02x, APIC ID %x, APIC INT %02x\n", | |
181 | m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbus, | |
182 | m->srcbusirq, m->dstapic, m->dstirq); | |
183 | ||
184 | for (i = 0; i < mp_irq_entries; i++) { | |
0e3fa13f | 185 | if (!memcmp(&mp_irqs[i], m, sizeof(*m))) |
2d8009ba FT |
186 | return; |
187 | } | |
188 | ||
0e3fa13f | 189 | memcpy(&mp_irqs[mp_irq_entries], m, sizeof(*m)); |
2d8009ba FT |
190 | if (++mp_irq_entries == MAX_IRQ_SOURCES) |
191 | panic("Max # of irq sources exceeded!!\n"); | |
192 | } | |
193 | ||
0b8f1efa YL |
194 | struct irq_pin_list { |
195 | int apic, pin; | |
196 | struct irq_pin_list *next; | |
197 | }; | |
198 | ||
7e495529 | 199 | static struct irq_pin_list *alloc_irq_pin_list(int node) |
0b8f1efa | 200 | { |
2ee39065 | 201 | return kzalloc_node(sizeof(struct irq_pin_list), GFP_KERNEL, node); |
0b8f1efa YL |
202 | } |
203 | ||
2d8009ba | 204 | |
a1420f39 | 205 | /* irq_cfg is indexed by the sum of all RTEs in all I/O APICs. */ |
97943390 | 206 | static struct irq_cfg irq_cfgx[NR_IRQS_LEGACY]; |
a1420f39 | 207 | |
13a0c3c2 | 208 | int __init arch_early_irq_init(void) |
8f09cd20 | 209 | { |
0b8f1efa | 210 | struct irq_cfg *cfg; |
60c69948 | 211 | int count, node, i; |
d6c88a50 | 212 | |
bb84ac2d | 213 | if (!legacy_pic->nr_legacy_irqs) |
1f91233c | 214 | io_apic_irqs = ~0UL; |
1f91233c | 215 | |
4c79185c | 216 | for (i = 0; i < nr_ioapics; i++) { |
57a6f740 | 217 | ioapics[i].saved_registers = |
4c79185c | 218 | kzalloc(sizeof(struct IO_APIC_route_entry) * |
b69c6c3b | 219 | ioapics[i].nr_registers, GFP_KERNEL); |
57a6f740 | 220 | if (!ioapics[i].saved_registers) |
4c79185c SS |
221 | pr_err("IOAPIC %d: suspend/resume impossible!\n", i); |
222 | } | |
223 | ||
0b8f1efa YL |
224 | cfg = irq_cfgx; |
225 | count = ARRAY_SIZE(irq_cfgx); | |
f6e9456c | 226 | node = cpu_to_node(0); |
8f09cd20 | 227 | |
fbc6bff0 TG |
228 | /* Make sure the legacy interrupts are marked in the bitmap */ |
229 | irq_reserve_irqs(0, legacy_pic->nr_legacy_irqs); | |
230 | ||
0b8f1efa | 231 | for (i = 0; i < count; i++) { |
2c778651 | 232 | irq_set_chip_data(i, &cfg[i]); |
2ee39065 TG |
233 | zalloc_cpumask_var_node(&cfg[i].domain, GFP_KERNEL, node); |
234 | zalloc_cpumask_var_node(&cfg[i].old_domain, GFP_KERNEL, node); | |
97943390 SS |
235 | /* |
236 | * For legacy IRQ's, start with assigning irq0 to irq15 to | |
237 | * IRQ0_VECTOR to IRQ15_VECTOR on cpu 0. | |
238 | */ | |
54b56170 | 239 | if (i < legacy_pic->nr_legacy_irqs) { |
97943390 SS |
240 | cfg[i].vector = IRQ0_VECTOR + i; |
241 | cpumask_set_cpu(0, cfg[i].domain); | |
242 | } | |
0b8f1efa | 243 | } |
13a0c3c2 YL |
244 | |
245 | return 0; | |
0b8f1efa | 246 | } |
8f09cd20 | 247 | |
48b26501 | 248 | static struct irq_cfg *irq_cfg(unsigned int irq) |
8f09cd20 | 249 | { |
2c778651 | 250 | return irq_get_chip_data(irq); |
8f09cd20 | 251 | } |
d6c88a50 | 252 | |
f981a3dc | 253 | static struct irq_cfg *alloc_irq_cfg(unsigned int irq, int node) |
8f09cd20 | 254 | { |
0b8f1efa | 255 | struct irq_cfg *cfg; |
0f978f45 | 256 | |
2ee39065 | 257 | cfg = kzalloc_node(sizeof(*cfg), GFP_KERNEL, node); |
6e2fff50 TG |
258 | if (!cfg) |
259 | return NULL; | |
2ee39065 | 260 | if (!zalloc_cpumask_var_node(&cfg->domain, GFP_KERNEL, node)) |
6e2fff50 | 261 | goto out_cfg; |
2ee39065 | 262 | if (!zalloc_cpumask_var_node(&cfg->old_domain, GFP_KERNEL, node)) |
6e2fff50 | 263 | goto out_domain; |
0b8f1efa | 264 | return cfg; |
6e2fff50 TG |
265 | out_domain: |
266 | free_cpumask_var(cfg->domain); | |
267 | out_cfg: | |
268 | kfree(cfg); | |
269 | return NULL; | |
8f09cd20 YL |
270 | } |
271 | ||
f981a3dc | 272 | static void free_irq_cfg(unsigned int at, struct irq_cfg *cfg) |
08c33db6 | 273 | { |
fbc6bff0 TG |
274 | if (!cfg) |
275 | return; | |
2c778651 | 276 | irq_set_chip_data(at, NULL); |
08c33db6 TG |
277 | free_cpumask_var(cfg->domain); |
278 | free_cpumask_var(cfg->old_domain); | |
279 | kfree(cfg); | |
280 | } | |
281 | ||
08c33db6 TG |
282 | static struct irq_cfg *alloc_irq_and_cfg_at(unsigned int at, int node) |
283 | { | |
284 | int res = irq_alloc_desc_at(at, node); | |
285 | struct irq_cfg *cfg; | |
286 | ||
287 | if (res < 0) { | |
288 | if (res != -EEXIST) | |
289 | return NULL; | |
2c778651 | 290 | cfg = irq_get_chip_data(at); |
08c33db6 TG |
291 | if (cfg) |
292 | return cfg; | |
293 | } | |
294 | ||
f981a3dc | 295 | cfg = alloc_irq_cfg(at, node); |
08c33db6 | 296 | if (cfg) |
2c778651 | 297 | irq_set_chip_data(at, cfg); |
08c33db6 TG |
298 | else |
299 | irq_free_desc(at); | |
300 | return cfg; | |
301 | } | |
302 | ||
303 | static int alloc_irq_from(unsigned int from, int node) | |
304 | { | |
305 | return irq_alloc_desc_from(from, node); | |
306 | } | |
307 | ||
308 | static void free_irq_at(unsigned int at, struct irq_cfg *cfg) | |
309 | { | |
f981a3dc | 310 | free_irq_cfg(at, cfg); |
08c33db6 TG |
311 | irq_free_desc(at); |
312 | } | |
313 | ||
136d249e | 314 | |
130fe05d LT |
315 | struct io_apic { |
316 | unsigned int index; | |
317 | unsigned int unused[3]; | |
318 | unsigned int data; | |
0280f7c4 SS |
319 | unsigned int unused2[11]; |
320 | unsigned int eoi; | |
130fe05d LT |
321 | }; |
322 | ||
323 | static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx) | |
324 | { | |
325 | return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx) | |
d5371430 | 326 | + (mpc_ioapic_addr(idx) & ~PAGE_MASK); |
130fe05d LT |
327 | } |
328 | ||
0280f7c4 SS |
329 | static inline void io_apic_eoi(unsigned int apic, unsigned int vector) |
330 | { | |
331 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
332 | writel(vector, &io_apic->eoi); | |
333 | } | |
334 | ||
4a8e2a31 | 335 | unsigned int native_io_apic_read(unsigned int apic, unsigned int reg) |
130fe05d LT |
336 | { |
337 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
338 | writel(reg, &io_apic->index); | |
339 | return readl(&io_apic->data); | |
340 | } | |
341 | ||
4a8e2a31 | 342 | void native_io_apic_write(unsigned int apic, unsigned int reg, unsigned int value) |
130fe05d LT |
343 | { |
344 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
136d249e | 345 | |
130fe05d LT |
346 | writel(reg, &io_apic->index); |
347 | writel(value, &io_apic->data); | |
348 | } | |
349 | ||
350 | /* | |
351 | * Re-write a value: to be used for read-modify-write | |
352 | * cycles where the read already set up the index register. | |
353 | * | |
354 | * Older SiS APIC requires we rewrite the index register | |
355 | */ | |
4a8e2a31 | 356 | void native_io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value) |
130fe05d | 357 | { |
54168ed7 | 358 | struct io_apic __iomem *io_apic = io_apic_base(apic); |
d6c88a50 TG |
359 | |
360 | if (sis_apic_bug) | |
361 | writel(reg, &io_apic->index); | |
130fe05d LT |
362 | writel(value, &io_apic->data); |
363 | } | |
364 | ||
cf4c6a2f AK |
365 | union entry_union { |
366 | struct { u32 w1, w2; }; | |
367 | struct IO_APIC_route_entry entry; | |
368 | }; | |
369 | ||
e57253a8 SS |
370 | static struct IO_APIC_route_entry __ioapic_read_entry(int apic, int pin) |
371 | { | |
372 | union entry_union eu; | |
373 | ||
374 | eu.w1 = io_apic_read(apic, 0x10 + 2 * pin); | |
375 | eu.w2 = io_apic_read(apic, 0x11 + 2 * pin); | |
136d249e | 376 | |
e57253a8 SS |
377 | return eu.entry; |
378 | } | |
379 | ||
cf4c6a2f AK |
380 | static struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin) |
381 | { | |
382 | union entry_union eu; | |
383 | unsigned long flags; | |
136d249e | 384 | |
dade7716 | 385 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
e57253a8 | 386 | eu.entry = __ioapic_read_entry(apic, pin); |
dade7716 | 387 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
136d249e | 388 | |
cf4c6a2f AK |
389 | return eu.entry; |
390 | } | |
391 | ||
f9dadfa7 LT |
392 | /* |
393 | * When we write a new IO APIC routing entry, we need to write the high | |
394 | * word first! If the mask bit in the low word is clear, we will enable | |
395 | * the interrupt, and we need to make sure the entry is fully populated | |
396 | * before that happens. | |
397 | */ | |
136d249e | 398 | static void __ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e) |
cf4c6a2f | 399 | { |
50a8d4d2 F |
400 | union entry_union eu = {{0, 0}}; |
401 | ||
cf4c6a2f | 402 | eu.entry = e; |
f9dadfa7 LT |
403 | io_apic_write(apic, 0x11 + 2*pin, eu.w2); |
404 | io_apic_write(apic, 0x10 + 2*pin, eu.w1); | |
d15512f4 AK |
405 | } |
406 | ||
1a8ce7ff | 407 | static void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e) |
d15512f4 AK |
408 | { |
409 | unsigned long flags; | |
136d249e | 410 | |
dade7716 | 411 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
d15512f4 | 412 | __ioapic_write_entry(apic, pin, e); |
dade7716 | 413 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
f9dadfa7 LT |
414 | } |
415 | ||
416 | /* | |
417 | * When we mask an IO APIC routing entry, we need to write the low | |
418 | * word first, in order to set the mask bit before we change the | |
419 | * high bits! | |
420 | */ | |
421 | static void ioapic_mask_entry(int apic, int pin) | |
422 | { | |
423 | unsigned long flags; | |
424 | union entry_union eu = { .entry.mask = 1 }; | |
425 | ||
dade7716 | 426 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
cf4c6a2f AK |
427 | io_apic_write(apic, 0x10 + 2*pin, eu.w1); |
428 | io_apic_write(apic, 0x11 + 2*pin, eu.w2); | |
dade7716 | 429 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
cf4c6a2f AK |
430 | } |
431 | ||
1da177e4 LT |
432 | /* |
433 | * The common case is 1:1 IRQ<->pin mappings. Sometimes there are | |
434 | * shared ISA-space IRQs, so we have to support them. We are super | |
435 | * fast in the common case, and fast for shared ISA-space IRQs. | |
436 | */ | |
136d249e | 437 | static int __add_pin_to_irq_node(struct irq_cfg *cfg, int node, int apic, int pin) |
1da177e4 | 438 | { |
2977fb3f | 439 | struct irq_pin_list **last, *entry; |
0f978f45 | 440 | |
2977fb3f CG |
441 | /* don't allow duplicates */ |
442 | last = &cfg->irq_2_pin; | |
443 | for_each_irq_pin(entry, cfg->irq_2_pin) { | |
0f978f45 | 444 | if (entry->apic == apic && entry->pin == pin) |
f3d1915a | 445 | return 0; |
2977fb3f | 446 | last = &entry->next; |
1da177e4 | 447 | } |
0f978f45 | 448 | |
7e495529 | 449 | entry = alloc_irq_pin_list(node); |
a7428cd2 | 450 | if (!entry) { |
f3d1915a CG |
451 | printk(KERN_ERR "can not alloc irq_pin_list (%d,%d,%d)\n", |
452 | node, apic, pin); | |
453 | return -ENOMEM; | |
a7428cd2 | 454 | } |
1da177e4 LT |
455 | entry->apic = apic; |
456 | entry->pin = pin; | |
875e68ec | 457 | |
2977fb3f | 458 | *last = entry; |
f3d1915a CG |
459 | return 0; |
460 | } | |
461 | ||
462 | static void add_pin_to_irq_node(struct irq_cfg *cfg, int node, int apic, int pin) | |
463 | { | |
7e495529 | 464 | if (__add_pin_to_irq_node(cfg, node, apic, pin)) |
f3d1915a | 465 | panic("IO-APIC: failed to add irq-pin. Can not proceed\n"); |
1da177e4 LT |
466 | } |
467 | ||
468 | /* | |
469 | * Reroute an IRQ to a different pin. | |
470 | */ | |
85ac16d0 | 471 | static void __init replace_pin_at_irq_node(struct irq_cfg *cfg, int node, |
4eea6fff JF |
472 | int oldapic, int oldpin, |
473 | int newapic, int newpin) | |
1da177e4 | 474 | { |
535b6429 | 475 | struct irq_pin_list *entry; |
1da177e4 | 476 | |
2977fb3f | 477 | for_each_irq_pin(entry, cfg->irq_2_pin) { |
1da177e4 LT |
478 | if (entry->apic == oldapic && entry->pin == oldpin) { |
479 | entry->apic = newapic; | |
480 | entry->pin = newpin; | |
0f978f45 | 481 | /* every one is different, right? */ |
4eea6fff | 482 | return; |
0f978f45 | 483 | } |
1da177e4 | 484 | } |
0f978f45 | 485 | |
4eea6fff JF |
486 | /* old apic/pin didn't exist, so just add new ones */ |
487 | add_pin_to_irq_node(cfg, node, newapic, newpin); | |
1da177e4 LT |
488 | } |
489 | ||
c29d9db3 SS |
490 | static void __io_apic_modify_irq(struct irq_pin_list *entry, |
491 | int mask_and, int mask_or, | |
492 | void (*final)(struct irq_pin_list *entry)) | |
493 | { | |
494 | unsigned int reg, pin; | |
495 | ||
496 | pin = entry->pin; | |
497 | reg = io_apic_read(entry->apic, 0x10 + pin * 2); | |
498 | reg &= mask_and; | |
499 | reg |= mask_or; | |
500 | io_apic_modify(entry->apic, 0x10 + pin * 2, reg); | |
501 | if (final) | |
502 | final(entry); | |
503 | } | |
504 | ||
2f210deb JF |
505 | static void io_apic_modify_irq(struct irq_cfg *cfg, |
506 | int mask_and, int mask_or, | |
507 | void (*final)(struct irq_pin_list *entry)) | |
87783be4 | 508 | { |
87783be4 | 509 | struct irq_pin_list *entry; |
047c8fdb | 510 | |
c29d9db3 SS |
511 | for_each_irq_pin(entry, cfg->irq_2_pin) |
512 | __io_apic_modify_irq(entry, mask_and, mask_or, final); | |
513 | } | |
514 | ||
7f3e632f | 515 | static void io_apic_sync(struct irq_pin_list *entry) |
1da177e4 | 516 | { |
87783be4 CG |
517 | /* |
518 | * Synchronize the IO-APIC and the CPU by doing | |
519 | * a dummy read from the IO-APIC | |
520 | */ | |
521 | struct io_apic __iomem *io_apic; | |
136d249e | 522 | |
87783be4 | 523 | io_apic = io_apic_base(entry->apic); |
4e738e2f | 524 | readl(&io_apic->data); |
1da177e4 LT |
525 | } |
526 | ||
dd5f15e5 | 527 | static void mask_ioapic(struct irq_cfg *cfg) |
87783be4 | 528 | { |
dd5f15e5 TG |
529 | unsigned long flags; |
530 | ||
531 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
3145e941 | 532 | io_apic_modify_irq(cfg, ~0, IO_APIC_REDIR_MASKED, &io_apic_sync); |
dd5f15e5 | 533 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
87783be4 | 534 | } |
1da177e4 | 535 | |
90297c5f | 536 | static void mask_ioapic_irq(struct irq_data *data) |
1da177e4 | 537 | { |
90297c5f | 538 | mask_ioapic(data->chip_data); |
dd5f15e5 | 539 | } |
3145e941 | 540 | |
dd5f15e5 TG |
541 | static void __unmask_ioapic(struct irq_cfg *cfg) |
542 | { | |
543 | io_apic_modify_irq(cfg, ~IO_APIC_REDIR_MASKED, 0, NULL); | |
1da177e4 LT |
544 | } |
545 | ||
dd5f15e5 | 546 | static void unmask_ioapic(struct irq_cfg *cfg) |
1da177e4 LT |
547 | { |
548 | unsigned long flags; | |
549 | ||
dade7716 | 550 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
dd5f15e5 | 551 | __unmask_ioapic(cfg); |
dade7716 | 552 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
553 | } |
554 | ||
90297c5f | 555 | static void unmask_ioapic_irq(struct irq_data *data) |
3145e941 | 556 | { |
90297c5f | 557 | unmask_ioapic(data->chip_data); |
3145e941 YL |
558 | } |
559 | ||
c0205701 SS |
560 | /* |
561 | * IO-APIC versions below 0x20 don't support EOI register. | |
562 | * For the record, here is the information about various versions: | |
563 | * 0Xh 82489DX | |
564 | * 1Xh I/OAPIC or I/O(x)APIC which are not PCI 2.2 Compliant | |
565 | * 2Xh I/O(x)APIC which is PCI 2.2 Compliant | |
566 | * 30h-FFh Reserved | |
567 | * | |
568 | * Some of the Intel ICH Specs (ICH2 to ICH5) documents the io-apic | |
569 | * version as 0x2. This is an error with documentation and these ICH chips | |
570 | * use io-apic's of version 0x20. | |
571 | * | |
572 | * For IO-APIC's with EOI register, we use that to do an explicit EOI. | |
573 | * Otherwise, we simulate the EOI message manually by changing the trigger | |
574 | * mode to edge and then back to level, with RTE being masked during this. | |
575 | */ | |
576 | static void __eoi_ioapic_pin(int apic, int pin, int vector, struct irq_cfg *cfg) | |
577 | { | |
578 | if (mpc_ioapic_ver(apic) >= 0x20) { | |
579 | /* | |
580 | * Intr-remapping uses pin number as the virtual vector | |
581 | * in the RTE. Actual vector is programmed in | |
582 | * intr-remapping table entry. Hence for the io-apic | |
583 | * EOI we use the pin number. | |
584 | */ | |
585 | if (cfg && irq_remapped(cfg)) | |
586 | io_apic_eoi(apic, pin); | |
587 | else | |
588 | io_apic_eoi(apic, vector); | |
589 | } else { | |
590 | struct IO_APIC_route_entry entry, entry1; | |
591 | ||
592 | entry = entry1 = __ioapic_read_entry(apic, pin); | |
593 | ||
594 | /* | |
595 | * Mask the entry and change the trigger mode to edge. | |
596 | */ | |
597 | entry1.mask = 1; | |
598 | entry1.trigger = IOAPIC_EDGE; | |
599 | ||
600 | __ioapic_write_entry(apic, pin, entry1); | |
601 | ||
602 | /* | |
603 | * Restore the previous level triggered entry. | |
604 | */ | |
605 | __ioapic_write_entry(apic, pin, entry); | |
606 | } | |
607 | } | |
608 | ||
609 | static void eoi_ioapic_irq(unsigned int irq, struct irq_cfg *cfg) | |
610 | { | |
611 | struct irq_pin_list *entry; | |
612 | unsigned long flags; | |
613 | ||
614 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
615 | for_each_irq_pin(entry, cfg->irq_2_pin) | |
616 | __eoi_ioapic_pin(entry->apic, entry->pin, cfg->vector, cfg); | |
617 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
618 | } | |
619 | ||
1da177e4 LT |
620 | static void clear_IO_APIC_pin(unsigned int apic, unsigned int pin) |
621 | { | |
622 | struct IO_APIC_route_entry entry; | |
36062448 | 623 | |
1da177e4 | 624 | /* Check delivery_mode to be sure we're not clearing an SMI pin */ |
cf4c6a2f | 625 | entry = ioapic_read_entry(apic, pin); |
1da177e4 LT |
626 | if (entry.delivery_mode == dest_SMI) |
627 | return; | |
1e75b31d | 628 | |
1da177e4 | 629 | /* |
1e75b31d SS |
630 | * Make sure the entry is masked and re-read the contents to check |
631 | * if it is a level triggered pin and if the remote-IRR is set. | |
632 | */ | |
633 | if (!entry.mask) { | |
634 | entry.mask = 1; | |
635 | ioapic_write_entry(apic, pin, entry); | |
636 | entry = ioapic_read_entry(apic, pin); | |
637 | } | |
638 | ||
639 | if (entry.irr) { | |
c0205701 SS |
640 | unsigned long flags; |
641 | ||
1e75b31d SS |
642 | /* |
643 | * Make sure the trigger mode is set to level. Explicit EOI | |
644 | * doesn't clear the remote-IRR if the trigger mode is not | |
645 | * set to level. | |
646 | */ | |
647 | if (!entry.trigger) { | |
648 | entry.trigger = IOAPIC_LEVEL; | |
649 | ioapic_write_entry(apic, pin, entry); | |
650 | } | |
651 | ||
c0205701 SS |
652 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
653 | __eoi_ioapic_pin(apic, pin, entry.vector, NULL); | |
654 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
1e75b31d SS |
655 | } |
656 | ||
657 | /* | |
658 | * Clear the rest of the bits in the IO-APIC RTE except for the mask | |
659 | * bit. | |
1da177e4 | 660 | */ |
f9dadfa7 | 661 | ioapic_mask_entry(apic, pin); |
1e75b31d SS |
662 | entry = ioapic_read_entry(apic, pin); |
663 | if (entry.irr) | |
664 | printk(KERN_ERR "Unable to reset IRR for apic: %d, pin :%d\n", | |
665 | mpc_ioapic_id(apic), pin); | |
1da177e4 LT |
666 | } |
667 | ||
54168ed7 | 668 | static void clear_IO_APIC (void) |
1da177e4 LT |
669 | { |
670 | int apic, pin; | |
671 | ||
672 | for (apic = 0; apic < nr_ioapics; apic++) | |
b69c6c3b | 673 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) |
1da177e4 LT |
674 | clear_IO_APIC_pin(apic, pin); |
675 | } | |
676 | ||
54168ed7 | 677 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
678 | /* |
679 | * support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to | |
680 | * specific CPU-side IRQs. | |
681 | */ | |
682 | ||
683 | #define MAX_PIRQS 8 | |
3bd25d0f YL |
684 | static int pirq_entries[MAX_PIRQS] = { |
685 | [0 ... MAX_PIRQS - 1] = -1 | |
686 | }; | |
1da177e4 | 687 | |
1da177e4 LT |
688 | static int __init ioapic_pirq_setup(char *str) |
689 | { | |
690 | int i, max; | |
691 | int ints[MAX_PIRQS+1]; | |
692 | ||
693 | get_options(str, ARRAY_SIZE(ints), ints); | |
694 | ||
1da177e4 LT |
695 | apic_printk(APIC_VERBOSE, KERN_INFO |
696 | "PIRQ redirection, working around broken MP-BIOS.\n"); | |
697 | max = MAX_PIRQS; | |
698 | if (ints[0] < MAX_PIRQS) | |
699 | max = ints[0]; | |
700 | ||
701 | for (i = 0; i < max; i++) { | |
702 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
703 | "... PIRQ%d -> IRQ %d\n", i, ints[i+1]); | |
704 | /* | |
705 | * PIRQs are mapped upside down, usually. | |
706 | */ | |
707 | pirq_entries[MAX_PIRQS-i-1] = ints[i+1]; | |
708 | } | |
709 | return 1; | |
710 | } | |
711 | ||
712 | __setup("pirq=", ioapic_pirq_setup); | |
54168ed7 IM |
713 | #endif /* CONFIG_X86_32 */ |
714 | ||
54168ed7 | 715 | /* |
05c3dc2c | 716 | * Saves all the IO-APIC RTE's |
54168ed7 | 717 | */ |
31dce14a | 718 | int save_ioapic_entries(void) |
54168ed7 | 719 | { |
54168ed7 | 720 | int apic, pin; |
31dce14a | 721 | int err = 0; |
54168ed7 IM |
722 | |
723 | for (apic = 0; apic < nr_ioapics; apic++) { | |
57a6f740 | 724 | if (!ioapics[apic].saved_registers) { |
31dce14a SS |
725 | err = -ENOMEM; |
726 | continue; | |
727 | } | |
54168ed7 | 728 | |
b69c6c3b | 729 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) |
57a6f740 | 730 | ioapics[apic].saved_registers[pin] = |
54168ed7 | 731 | ioapic_read_entry(apic, pin); |
b24696bc | 732 | } |
5ffa4eb2 | 733 | |
31dce14a | 734 | return err; |
54168ed7 IM |
735 | } |
736 | ||
b24696bc FY |
737 | /* |
738 | * Mask all IO APIC entries. | |
739 | */ | |
31dce14a | 740 | void mask_ioapic_entries(void) |
05c3dc2c SS |
741 | { |
742 | int apic, pin; | |
743 | ||
744 | for (apic = 0; apic < nr_ioapics; apic++) { | |
2f344d2e | 745 | if (!ioapics[apic].saved_registers) |
31dce14a | 746 | continue; |
b24696bc | 747 | |
b69c6c3b | 748 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) { |
05c3dc2c SS |
749 | struct IO_APIC_route_entry entry; |
750 | ||
57a6f740 | 751 | entry = ioapics[apic].saved_registers[pin]; |
05c3dc2c SS |
752 | if (!entry.mask) { |
753 | entry.mask = 1; | |
754 | ioapic_write_entry(apic, pin, entry); | |
755 | } | |
756 | } | |
757 | } | |
758 | } | |
759 | ||
b24696bc | 760 | /* |
57a6f740 | 761 | * Restore IO APIC entries which was saved in the ioapic structure. |
b24696bc | 762 | */ |
31dce14a | 763 | int restore_ioapic_entries(void) |
54168ed7 IM |
764 | { |
765 | int apic, pin; | |
766 | ||
5ffa4eb2 | 767 | for (apic = 0; apic < nr_ioapics; apic++) { |
2f344d2e | 768 | if (!ioapics[apic].saved_registers) |
31dce14a | 769 | continue; |
b24696bc | 770 | |
b69c6c3b | 771 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) |
54168ed7 | 772 | ioapic_write_entry(apic, pin, |
57a6f740 | 773 | ioapics[apic].saved_registers[pin]); |
5ffa4eb2 | 774 | } |
b24696bc | 775 | return 0; |
54168ed7 IM |
776 | } |
777 | ||
1da177e4 LT |
778 | /* |
779 | * Find the IRQ entry number of a certain pin. | |
780 | */ | |
6f50d45f | 781 | static int find_irq_entry(int ioapic_idx, int pin, int type) |
1da177e4 LT |
782 | { |
783 | int i; | |
784 | ||
785 | for (i = 0; i < mp_irq_entries; i++) | |
c2c21745 | 786 | if (mp_irqs[i].irqtype == type && |
6f50d45f | 787 | (mp_irqs[i].dstapic == mpc_ioapic_id(ioapic_idx) || |
c2c21745 JSR |
788 | mp_irqs[i].dstapic == MP_APIC_ALL) && |
789 | mp_irqs[i].dstirq == pin) | |
1da177e4 LT |
790 | return i; |
791 | ||
792 | return -1; | |
793 | } | |
794 | ||
795 | /* | |
796 | * Find the pin to which IRQ[irq] (ISA) is connected | |
797 | */ | |
fcfd636a | 798 | static int __init find_isa_irq_pin(int irq, int type) |
1da177e4 LT |
799 | { |
800 | int i; | |
801 | ||
802 | for (i = 0; i < mp_irq_entries; i++) { | |
c2c21745 | 803 | int lbus = mp_irqs[i].srcbus; |
1da177e4 | 804 | |
d27e2b8e | 805 | if (test_bit(lbus, mp_bus_not_pci) && |
c2c21745 JSR |
806 | (mp_irqs[i].irqtype == type) && |
807 | (mp_irqs[i].srcbusirq == irq)) | |
1da177e4 | 808 | |
c2c21745 | 809 | return mp_irqs[i].dstirq; |
1da177e4 LT |
810 | } |
811 | return -1; | |
812 | } | |
813 | ||
fcfd636a EB |
814 | static int __init find_isa_irq_apic(int irq, int type) |
815 | { | |
816 | int i; | |
817 | ||
818 | for (i = 0; i < mp_irq_entries; i++) { | |
c2c21745 | 819 | int lbus = mp_irqs[i].srcbus; |
fcfd636a | 820 | |
73b2961b | 821 | if (test_bit(lbus, mp_bus_not_pci) && |
c2c21745 JSR |
822 | (mp_irqs[i].irqtype == type) && |
823 | (mp_irqs[i].srcbusirq == irq)) | |
fcfd636a EB |
824 | break; |
825 | } | |
6f50d45f | 826 | |
fcfd636a | 827 | if (i < mp_irq_entries) { |
6f50d45f YL |
828 | int ioapic_idx; |
829 | ||
830 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) | |
831 | if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic) | |
832 | return ioapic_idx; | |
fcfd636a EB |
833 | } |
834 | ||
835 | return -1; | |
836 | } | |
837 | ||
bb8187d3 | 838 | #ifdef CONFIG_EISA |
1da177e4 LT |
839 | /* |
840 | * EISA Edge/Level control register, ELCR | |
841 | */ | |
842 | static int EISA_ELCR(unsigned int irq) | |
843 | { | |
b81bb373 | 844 | if (irq < legacy_pic->nr_legacy_irqs) { |
1da177e4 LT |
845 | unsigned int port = 0x4d0 + (irq >> 3); |
846 | return (inb(port) >> (irq & 7)) & 1; | |
847 | } | |
848 | apic_printk(APIC_VERBOSE, KERN_INFO | |
849 | "Broken MPtable reports ISA irq %d\n", irq); | |
850 | return 0; | |
851 | } | |
54168ed7 | 852 | |
c0a282c2 | 853 | #endif |
1da177e4 | 854 | |
6728801d AS |
855 | /* ISA interrupts are always polarity zero edge triggered, |
856 | * when listed as conforming in the MP table. */ | |
857 | ||
858 | #define default_ISA_trigger(idx) (0) | |
859 | #define default_ISA_polarity(idx) (0) | |
860 | ||
1da177e4 LT |
861 | /* EISA interrupts are always polarity zero and can be edge or level |
862 | * trigger depending on the ELCR value. If an interrupt is listed as | |
863 | * EISA conforming in the MP table, that means its trigger type must | |
864 | * be read in from the ELCR */ | |
865 | ||
c2c21745 | 866 | #define default_EISA_trigger(idx) (EISA_ELCR(mp_irqs[idx].srcbusirq)) |
6728801d | 867 | #define default_EISA_polarity(idx) default_ISA_polarity(idx) |
1da177e4 LT |
868 | |
869 | /* PCI interrupts are always polarity one level triggered, | |
870 | * when listed as conforming in the MP table. */ | |
871 | ||
872 | #define default_PCI_trigger(idx) (1) | |
873 | #define default_PCI_polarity(idx) (1) | |
874 | ||
b77cf6a8 | 875 | static int irq_polarity(int idx) |
1da177e4 | 876 | { |
c2c21745 | 877 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
878 | int polarity; |
879 | ||
880 | /* | |
881 | * Determine IRQ line polarity (high active or low active): | |
882 | */ | |
c2c21745 | 883 | switch (mp_irqs[idx].irqflag & 3) |
36062448 | 884 | { |
54168ed7 IM |
885 | case 0: /* conforms, ie. bus-type dependent polarity */ |
886 | if (test_bit(bus, mp_bus_not_pci)) | |
887 | polarity = default_ISA_polarity(idx); | |
888 | else | |
889 | polarity = default_PCI_polarity(idx); | |
890 | break; | |
891 | case 1: /* high active */ | |
892 | { | |
893 | polarity = 0; | |
894 | break; | |
895 | } | |
896 | case 2: /* reserved */ | |
897 | { | |
898 | printk(KERN_WARNING "broken BIOS!!\n"); | |
899 | polarity = 1; | |
900 | break; | |
901 | } | |
902 | case 3: /* low active */ | |
903 | { | |
904 | polarity = 1; | |
905 | break; | |
906 | } | |
907 | default: /* invalid */ | |
908 | { | |
909 | printk(KERN_WARNING "broken BIOS!!\n"); | |
910 | polarity = 1; | |
911 | break; | |
912 | } | |
1da177e4 LT |
913 | } |
914 | return polarity; | |
915 | } | |
916 | ||
b77cf6a8 | 917 | static int irq_trigger(int idx) |
1da177e4 | 918 | { |
c2c21745 | 919 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
920 | int trigger; |
921 | ||
922 | /* | |
923 | * Determine IRQ trigger mode (edge or level sensitive): | |
924 | */ | |
c2c21745 | 925 | switch ((mp_irqs[idx].irqflag>>2) & 3) |
1da177e4 | 926 | { |
54168ed7 IM |
927 | case 0: /* conforms, ie. bus-type dependent */ |
928 | if (test_bit(bus, mp_bus_not_pci)) | |
929 | trigger = default_ISA_trigger(idx); | |
930 | else | |
931 | trigger = default_PCI_trigger(idx); | |
bb8187d3 | 932 | #ifdef CONFIG_EISA |
54168ed7 IM |
933 | switch (mp_bus_id_to_type[bus]) { |
934 | case MP_BUS_ISA: /* ISA pin */ | |
935 | { | |
936 | /* set before the switch */ | |
937 | break; | |
938 | } | |
939 | case MP_BUS_EISA: /* EISA pin */ | |
940 | { | |
941 | trigger = default_EISA_trigger(idx); | |
942 | break; | |
943 | } | |
944 | case MP_BUS_PCI: /* PCI pin */ | |
945 | { | |
946 | /* set before the switch */ | |
947 | break; | |
948 | } | |
54168ed7 IM |
949 | default: |
950 | { | |
951 | printk(KERN_WARNING "broken BIOS!!\n"); | |
952 | trigger = 1; | |
953 | break; | |
954 | } | |
955 | } | |
956 | #endif | |
1da177e4 | 957 | break; |
54168ed7 | 958 | case 1: /* edge */ |
1da177e4 | 959 | { |
54168ed7 | 960 | trigger = 0; |
1da177e4 LT |
961 | break; |
962 | } | |
54168ed7 | 963 | case 2: /* reserved */ |
1da177e4 | 964 | { |
54168ed7 IM |
965 | printk(KERN_WARNING "broken BIOS!!\n"); |
966 | trigger = 1; | |
1da177e4 LT |
967 | break; |
968 | } | |
54168ed7 | 969 | case 3: /* level */ |
1da177e4 | 970 | { |
54168ed7 | 971 | trigger = 1; |
1da177e4 LT |
972 | break; |
973 | } | |
54168ed7 | 974 | default: /* invalid */ |
1da177e4 LT |
975 | { |
976 | printk(KERN_WARNING "broken BIOS!!\n"); | |
54168ed7 | 977 | trigger = 0; |
1da177e4 LT |
978 | break; |
979 | } | |
980 | } | |
981 | return trigger; | |
982 | } | |
983 | ||
1da177e4 LT |
984 | static int pin_2_irq(int idx, int apic, int pin) |
985 | { | |
d464207c | 986 | int irq; |
c2c21745 | 987 | int bus = mp_irqs[idx].srcbus; |
c040aaeb | 988 | struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(apic); |
1da177e4 LT |
989 | |
990 | /* | |
991 | * Debugging check, we are in big trouble if this message pops up! | |
992 | */ | |
c2c21745 | 993 | if (mp_irqs[idx].dstirq != pin) |
1da177e4 LT |
994 | printk(KERN_ERR "broken BIOS or MPTABLE parser, ayiee!!\n"); |
995 | ||
54168ed7 | 996 | if (test_bit(bus, mp_bus_not_pci)) { |
c2c21745 | 997 | irq = mp_irqs[idx].srcbusirq; |
54168ed7 | 998 | } else { |
c040aaeb | 999 | u32 gsi = gsi_cfg->gsi_base + pin; |
988856ee EB |
1000 | |
1001 | if (gsi >= NR_IRQS_LEGACY) | |
1002 | irq = gsi; | |
1003 | else | |
a4384df3 | 1004 | irq = gsi_top + gsi; |
1da177e4 LT |
1005 | } |
1006 | ||
54168ed7 | 1007 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
1008 | /* |
1009 | * PCI IRQ command line redirection. Yes, limits are hardcoded. | |
1010 | */ | |
1011 | if ((pin >= 16) && (pin <= 23)) { | |
1012 | if (pirq_entries[pin-16] != -1) { | |
1013 | if (!pirq_entries[pin-16]) { | |
1014 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
1015 | "disabling PIRQ%d\n", pin-16); | |
1016 | } else { | |
1017 | irq = pirq_entries[pin-16]; | |
1018 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
1019 | "using PIRQ%d -> IRQ %d\n", | |
1020 | pin-16, irq); | |
1021 | } | |
1022 | } | |
1023 | } | |
54168ed7 IM |
1024 | #endif |
1025 | ||
1da177e4 LT |
1026 | return irq; |
1027 | } | |
1028 | ||
e20c06fd YL |
1029 | /* |
1030 | * Find a specific PCI IRQ entry. | |
1031 | * Not an __init, possibly needed by modules | |
1032 | */ | |
1033 | int IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin, | |
e5198075 | 1034 | struct io_apic_irq_attr *irq_attr) |
e20c06fd | 1035 | { |
6f50d45f | 1036 | int ioapic_idx, i, best_guess = -1; |
e20c06fd YL |
1037 | |
1038 | apic_printk(APIC_DEBUG, | |
1039 | "querying PCI -> IRQ mapping bus:%d, slot:%d, pin:%d.\n", | |
1040 | bus, slot, pin); | |
1041 | if (test_bit(bus, mp_bus_not_pci)) { | |
1042 | apic_printk(APIC_VERBOSE, | |
1043 | "PCI BIOS passed nonexistent PCI bus %d!\n", bus); | |
1044 | return -1; | |
1045 | } | |
1046 | for (i = 0; i < mp_irq_entries; i++) { | |
1047 | int lbus = mp_irqs[i].srcbus; | |
1048 | ||
6f50d45f YL |
1049 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
1050 | if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic || | |
e20c06fd YL |
1051 | mp_irqs[i].dstapic == MP_APIC_ALL) |
1052 | break; | |
1053 | ||
1054 | if (!test_bit(lbus, mp_bus_not_pci) && | |
1055 | !mp_irqs[i].irqtype && | |
1056 | (bus == lbus) && | |
1057 | (slot == ((mp_irqs[i].srcbusirq >> 2) & 0x1f))) { | |
6f50d45f | 1058 | int irq = pin_2_irq(i, ioapic_idx, mp_irqs[i].dstirq); |
e20c06fd | 1059 | |
6f50d45f | 1060 | if (!(ioapic_idx || IO_APIC_IRQ(irq))) |
e20c06fd YL |
1061 | continue; |
1062 | ||
1063 | if (pin == (mp_irqs[i].srcbusirq & 3)) { | |
6f50d45f | 1064 | set_io_apic_irq_attr(irq_attr, ioapic_idx, |
e5198075 YL |
1065 | mp_irqs[i].dstirq, |
1066 | irq_trigger(i), | |
1067 | irq_polarity(i)); | |
e20c06fd YL |
1068 | return irq; |
1069 | } | |
1070 | /* | |
1071 | * Use the first all-but-pin matching entry as a | |
1072 | * best-guess fuzzy result for broken mptables. | |
1073 | */ | |
1074 | if (best_guess < 0) { | |
6f50d45f | 1075 | set_io_apic_irq_attr(irq_attr, ioapic_idx, |
e5198075 YL |
1076 | mp_irqs[i].dstirq, |
1077 | irq_trigger(i), | |
1078 | irq_polarity(i)); | |
e20c06fd YL |
1079 | best_guess = irq; |
1080 | } | |
1081 | } | |
1082 | } | |
1083 | return best_guess; | |
1084 | } | |
1085 | EXPORT_SYMBOL(IO_APIC_get_PCI_irq_vector); | |
1086 | ||
497c9a19 YL |
1087 | void lock_vector_lock(void) |
1088 | { | |
1089 | /* Used to the online set of cpus does not change | |
1090 | * during assign_irq_vector. | |
1091 | */ | |
dade7716 | 1092 | raw_spin_lock(&vector_lock); |
497c9a19 | 1093 | } |
1da177e4 | 1094 | |
497c9a19 | 1095 | void unlock_vector_lock(void) |
1da177e4 | 1096 | { |
dade7716 | 1097 | raw_spin_unlock(&vector_lock); |
497c9a19 | 1098 | } |
1da177e4 | 1099 | |
e7986739 MT |
1100 | static int |
1101 | __assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask) | |
497c9a19 | 1102 | { |
047c8fdb YL |
1103 | /* |
1104 | * NOTE! The local APIC isn't very good at handling | |
1105 | * multiple interrupts at the same interrupt level. | |
1106 | * As the interrupt level is determined by taking the | |
1107 | * vector number and shifting that right by 4, we | |
1108 | * want to spread these out a bit so that they don't | |
1109 | * all fall in the same interrupt level. | |
1110 | * | |
1111 | * Also, we've got to be careful not to trash gate | |
1112 | * 0x80, because int 0x80 is hm, kind of importantish. ;) | |
1113 | */ | |
6579b474 | 1114 | static int current_vector = FIRST_EXTERNAL_VECTOR + VECTOR_OFFSET_START; |
ea943966 | 1115 | static int current_offset = VECTOR_OFFSET_START % 8; |
54168ed7 | 1116 | unsigned int old_vector; |
22f65d31 MT |
1117 | int cpu, err; |
1118 | cpumask_var_t tmp_mask; | |
ace80ab7 | 1119 | |
23359a88 | 1120 | if (cfg->move_in_progress) |
54168ed7 | 1121 | return -EBUSY; |
0a1ad60d | 1122 | |
22f65d31 MT |
1123 | if (!alloc_cpumask_var(&tmp_mask, GFP_ATOMIC)) |
1124 | return -ENOMEM; | |
ace80ab7 | 1125 | |
54168ed7 IM |
1126 | old_vector = cfg->vector; |
1127 | if (old_vector) { | |
22f65d31 MT |
1128 | cpumask_and(tmp_mask, mask, cpu_online_mask); |
1129 | cpumask_and(tmp_mask, cfg->domain, tmp_mask); | |
1130 | if (!cpumask_empty(tmp_mask)) { | |
1131 | free_cpumask_var(tmp_mask); | |
54168ed7 | 1132 | return 0; |
22f65d31 | 1133 | } |
54168ed7 | 1134 | } |
497c9a19 | 1135 | |
e7986739 | 1136 | /* Only try and allocate irqs on cpus that are present */ |
22f65d31 MT |
1137 | err = -ENOSPC; |
1138 | for_each_cpu_and(cpu, mask, cpu_online_mask) { | |
54168ed7 IM |
1139 | int new_cpu; |
1140 | int vector, offset; | |
497c9a19 | 1141 | |
e2d40b18 | 1142 | apic->vector_allocation_domain(cpu, tmp_mask); |
497c9a19 | 1143 | |
54168ed7 IM |
1144 | vector = current_vector; |
1145 | offset = current_offset; | |
497c9a19 | 1146 | next: |
54168ed7 IM |
1147 | vector += 8; |
1148 | if (vector >= first_system_vector) { | |
e7986739 | 1149 | /* If out of vectors on large boxen, must share them. */ |
54168ed7 | 1150 | offset = (offset + 1) % 8; |
6579b474 | 1151 | vector = FIRST_EXTERNAL_VECTOR + offset; |
54168ed7 IM |
1152 | } |
1153 | if (unlikely(current_vector == vector)) | |
1154 | continue; | |
b77b881f YL |
1155 | |
1156 | if (test_bit(vector, used_vectors)) | |
54168ed7 | 1157 | goto next; |
b77b881f | 1158 | |
22f65d31 | 1159 | for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) |
54168ed7 IM |
1160 | if (per_cpu(vector_irq, new_cpu)[vector] != -1) |
1161 | goto next; | |
1162 | /* Found one! */ | |
1163 | current_vector = vector; | |
1164 | current_offset = offset; | |
1165 | if (old_vector) { | |
1166 | cfg->move_in_progress = 1; | |
22f65d31 | 1167 | cpumask_copy(cfg->old_domain, cfg->domain); |
7a959cff | 1168 | } |
22f65d31 | 1169 | for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) |
54168ed7 IM |
1170 | per_cpu(vector_irq, new_cpu)[vector] = irq; |
1171 | cfg->vector = vector; | |
22f65d31 MT |
1172 | cpumask_copy(cfg->domain, tmp_mask); |
1173 | err = 0; | |
1174 | break; | |
54168ed7 | 1175 | } |
22f65d31 MT |
1176 | free_cpumask_var(tmp_mask); |
1177 | return err; | |
497c9a19 YL |
1178 | } |
1179 | ||
9338ad6f | 1180 | int assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask) |
497c9a19 YL |
1181 | { |
1182 | int err; | |
ace80ab7 | 1183 | unsigned long flags; |
ace80ab7 | 1184 | |
dade7716 | 1185 | raw_spin_lock_irqsave(&vector_lock, flags); |
3145e941 | 1186 | err = __assign_irq_vector(irq, cfg, mask); |
dade7716 | 1187 | raw_spin_unlock_irqrestore(&vector_lock, flags); |
497c9a19 YL |
1188 | return err; |
1189 | } | |
1190 | ||
3145e941 | 1191 | static void __clear_irq_vector(int irq, struct irq_cfg *cfg) |
497c9a19 | 1192 | { |
497c9a19 YL |
1193 | int cpu, vector; |
1194 | ||
497c9a19 YL |
1195 | BUG_ON(!cfg->vector); |
1196 | ||
1197 | vector = cfg->vector; | |
f6175f5b | 1198 | for_each_cpu(cpu, cfg->domain) |
497c9a19 YL |
1199 | per_cpu(vector_irq, cpu)[vector] = -1; |
1200 | ||
1201 | cfg->vector = 0; | |
22f65d31 | 1202 | cpumask_clear(cfg->domain); |
0ca4b6b0 MW |
1203 | |
1204 | if (likely(!cfg->move_in_progress)) | |
1205 | return; | |
f6175f5b | 1206 | for_each_cpu(cpu, cfg->old_domain) { |
0ca4b6b0 MW |
1207 | for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; |
1208 | vector++) { | |
1209 | if (per_cpu(vector_irq, cpu)[vector] != irq) | |
1210 | continue; | |
1211 | per_cpu(vector_irq, cpu)[vector] = -1; | |
1212 | break; | |
1213 | } | |
1214 | } | |
1215 | cfg->move_in_progress = 0; | |
497c9a19 YL |
1216 | } |
1217 | ||
1218 | void __setup_vector_irq(int cpu) | |
1219 | { | |
1220 | /* Initialize vector_irq on a new cpu */ | |
497c9a19 YL |
1221 | int irq, vector; |
1222 | struct irq_cfg *cfg; | |
1223 | ||
9d133e5d SS |
1224 | /* |
1225 | * vector_lock will make sure that we don't run into irq vector | |
1226 | * assignments that might be happening on another cpu in parallel, | |
1227 | * while we setup our initial vector to irq mappings. | |
1228 | */ | |
dade7716 | 1229 | raw_spin_lock(&vector_lock); |
497c9a19 | 1230 | /* Mark the inuse vectors */ |
ad9f4334 | 1231 | for_each_active_irq(irq) { |
2c778651 | 1232 | cfg = irq_get_chip_data(irq); |
ad9f4334 TG |
1233 | if (!cfg) |
1234 | continue; | |
36e9e1ea SS |
1235 | /* |
1236 | * If it is a legacy IRQ handled by the legacy PIC, this cpu | |
1237 | * will be part of the irq_cfg's domain. | |
1238 | */ | |
1239 | if (irq < legacy_pic->nr_legacy_irqs && !IO_APIC_IRQ(irq)) | |
1240 | cpumask_set_cpu(cpu, cfg->domain); | |
1241 | ||
22f65d31 | 1242 | if (!cpumask_test_cpu(cpu, cfg->domain)) |
497c9a19 YL |
1243 | continue; |
1244 | vector = cfg->vector; | |
497c9a19 YL |
1245 | per_cpu(vector_irq, cpu)[vector] = irq; |
1246 | } | |
1247 | /* Mark the free vectors */ | |
1248 | for (vector = 0; vector < NR_VECTORS; ++vector) { | |
1249 | irq = per_cpu(vector_irq, cpu)[vector]; | |
1250 | if (irq < 0) | |
1251 | continue; | |
1252 | ||
1253 | cfg = irq_cfg(irq); | |
22f65d31 | 1254 | if (!cpumask_test_cpu(cpu, cfg->domain)) |
497c9a19 | 1255 | per_cpu(vector_irq, cpu)[vector] = -1; |
54168ed7 | 1256 | } |
dade7716 | 1257 | raw_spin_unlock(&vector_lock); |
1da177e4 | 1258 | } |
3fde6900 | 1259 | |
f5b9ed7a | 1260 | static struct irq_chip ioapic_chip; |
1da177e4 | 1261 | |
047c8fdb | 1262 | #ifdef CONFIG_X86_32 |
1d025192 YL |
1263 | static inline int IO_APIC_irq_trigger(int irq) |
1264 | { | |
d6c88a50 | 1265 | int apic, idx, pin; |
1d025192 | 1266 | |
d6c88a50 | 1267 | for (apic = 0; apic < nr_ioapics; apic++) { |
b69c6c3b | 1268 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) { |
d6c88a50 TG |
1269 | idx = find_irq_entry(apic, pin, mp_INT); |
1270 | if ((idx != -1) && (irq == pin_2_irq(idx, apic, pin))) | |
1271 | return irq_trigger(idx); | |
1272 | } | |
1273 | } | |
1274 | /* | |
54168ed7 IM |
1275 | * nonexistent IRQs are edge default |
1276 | */ | |
d6c88a50 | 1277 | return 0; |
1d025192 | 1278 | } |
047c8fdb YL |
1279 | #else |
1280 | static inline int IO_APIC_irq_trigger(int irq) | |
1281 | { | |
54168ed7 | 1282 | return 1; |
047c8fdb YL |
1283 | } |
1284 | #endif | |
1d025192 | 1285 | |
1a0e62a4 TG |
1286 | static void ioapic_register_intr(unsigned int irq, struct irq_cfg *cfg, |
1287 | unsigned long trigger) | |
1da177e4 | 1288 | { |
c60eaf25 TG |
1289 | struct irq_chip *chip = &ioapic_chip; |
1290 | irq_flow_handler_t hdl; | |
1291 | bool fasteoi; | |
199751d7 | 1292 | |
6ebcc00e | 1293 | if ((trigger == IOAPIC_AUTO && IO_APIC_irq_trigger(irq)) || |
c60eaf25 | 1294 | trigger == IOAPIC_LEVEL) { |
60c69948 | 1295 | irq_set_status_flags(irq, IRQ_LEVEL); |
c60eaf25 TG |
1296 | fasteoi = true; |
1297 | } else { | |
60c69948 | 1298 | irq_clear_status_flags(irq, IRQ_LEVEL); |
c60eaf25 TG |
1299 | fasteoi = false; |
1300 | } | |
047c8fdb | 1301 | |
1a0e62a4 | 1302 | if (irq_remapped(cfg)) { |
60c69948 | 1303 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); |
c39d77ff | 1304 | irq_remap_modify_chip_defaults(chip); |
c60eaf25 | 1305 | fasteoi = trigger != 0; |
54168ed7 | 1306 | } |
29b61be6 | 1307 | |
c60eaf25 TG |
1308 | hdl = fasteoi ? handle_fasteoi_irq : handle_edge_irq; |
1309 | irq_set_chip_and_handler_name(irq, chip, hdl, | |
1310 | fasteoi ? "fasteoi" : "edge"); | |
1da177e4 LT |
1311 | } |
1312 | ||
c5b4712c YL |
1313 | static int setup_ioapic_entry(int irq, struct IO_APIC_route_entry *entry, |
1314 | unsigned int destination, int vector, | |
1315 | struct io_apic_irq_attr *attr) | |
1316 | { | |
95a02e97 SS |
1317 | if (irq_remapping_enabled) |
1318 | return setup_ioapic_remapped_entry(irq, entry, destination, | |
1319 | vector, attr); | |
497c9a19 | 1320 | |
c5b4712c YL |
1321 | memset(entry, 0, sizeof(*entry)); |
1322 | ||
1323 | entry->delivery_mode = apic->irq_delivery_mode; | |
1324 | entry->dest_mode = apic->irq_dest_mode; | |
1325 | entry->dest = destination; | |
1326 | entry->vector = vector; | |
1327 | entry->mask = 0; /* enable IRQ */ | |
1328 | entry->trigger = attr->trigger; | |
1329 | entry->polarity = attr->polarity; | |
1330 | ||
1331 | /* | |
1332 | * Mask level triggered irqs. | |
497c9a19 YL |
1333 | * Use IRQ_DELAYED_DISABLE for edge triggered irqs. |
1334 | */ | |
c5b4712c | 1335 | if (attr->trigger) |
497c9a19 | 1336 | entry->mask = 1; |
c5b4712c | 1337 | |
497c9a19 YL |
1338 | return 0; |
1339 | } | |
1340 | ||
e4aff811 YL |
1341 | static void setup_ioapic_irq(unsigned int irq, struct irq_cfg *cfg, |
1342 | struct io_apic_irq_attr *attr) | |
497c9a19 | 1343 | { |
1da177e4 | 1344 | struct IO_APIC_route_entry entry; |
22f65d31 | 1345 | unsigned int dest; |
497c9a19 YL |
1346 | |
1347 | if (!IO_APIC_IRQ(irq)) | |
1348 | return; | |
69c89efb SS |
1349 | /* |
1350 | * For legacy irqs, cfg->domain starts with cpu 0 for legacy | |
1351 | * controllers like 8259. Now that IO-APIC can handle this irq, update | |
1352 | * the cfg->domain. | |
1353 | */ | |
28c6a0ba | 1354 | if (irq < legacy_pic->nr_legacy_irqs && cpumask_test_cpu(0, cfg->domain)) |
69c89efb SS |
1355 | apic->vector_allocation_domain(0, cfg->domain); |
1356 | ||
fe402e1f | 1357 | if (assign_irq_vector(irq, cfg, apic->target_cpus())) |
497c9a19 YL |
1358 | return; |
1359 | ||
debccb3e | 1360 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus()); |
497c9a19 YL |
1361 | |
1362 | apic_printk(APIC_VERBOSE,KERN_DEBUG | |
1363 | "IOAPIC[%d]: Set routing entry (%d-%d -> 0x%x -> " | |
7fece832 | 1364 | "IRQ %d Mode:%i Active:%i Dest:%d)\n", |
e4aff811 YL |
1365 | attr->ioapic, mpc_ioapic_id(attr->ioapic), attr->ioapic_pin, |
1366 | cfg->vector, irq, attr->trigger, attr->polarity, dest); | |
497c9a19 | 1367 | |
c5b4712c YL |
1368 | if (setup_ioapic_entry(irq, &entry, dest, cfg->vector, attr)) { |
1369 | pr_warn("Failed to setup ioapic entry for ioapic %d, pin %d\n", | |
1370 | mpc_ioapic_id(attr->ioapic), attr->ioapic_pin); | |
3145e941 | 1371 | __clear_irq_vector(irq, cfg); |
c5b4712c | 1372 | |
497c9a19 YL |
1373 | return; |
1374 | } | |
1375 | ||
e4aff811 | 1376 | ioapic_register_intr(irq, cfg, attr->trigger); |
b81bb373 | 1377 | if (irq < legacy_pic->nr_legacy_irqs) |
4305df94 | 1378 | legacy_pic->mask(irq); |
497c9a19 | 1379 | |
e4aff811 | 1380 | ioapic_write_entry(attr->ioapic, attr->ioapic_pin, entry); |
497c9a19 YL |
1381 | } |
1382 | ||
6f50d45f | 1383 | static bool __init io_apic_pin_not_connected(int idx, int ioapic_idx, int pin) |
c8d6b8fe TG |
1384 | { |
1385 | if (idx != -1) | |
1386 | return false; | |
1387 | ||
1388 | apic_printk(APIC_VERBOSE, KERN_DEBUG " apic %d pin %d not connected\n", | |
6f50d45f | 1389 | mpc_ioapic_id(ioapic_idx), pin); |
c8d6b8fe TG |
1390 | return true; |
1391 | } | |
1392 | ||
6f50d45f | 1393 | static void __init __io_apic_setup_irqs(unsigned int ioapic_idx) |
497c9a19 | 1394 | { |
ed972ccf | 1395 | int idx, node = cpu_to_node(0); |
2d57e37d | 1396 | struct io_apic_irq_attr attr; |
ed972ccf | 1397 | unsigned int pin, irq; |
1da177e4 | 1398 | |
6f50d45f YL |
1399 | for (pin = 0; pin < ioapics[ioapic_idx].nr_registers; pin++) { |
1400 | idx = find_irq_entry(ioapic_idx, pin, mp_INT); | |
1401 | if (io_apic_pin_not_connected(idx, ioapic_idx, pin)) | |
b9c61b70 | 1402 | continue; |
33a201fa | 1403 | |
6f50d45f | 1404 | irq = pin_2_irq(idx, ioapic_idx, pin); |
33a201fa | 1405 | |
6f50d45f | 1406 | if ((ioapic_idx > 0) && (irq > 16)) |
fad53995 EB |
1407 | continue; |
1408 | ||
b9c61b70 YL |
1409 | /* |
1410 | * Skip the timer IRQ if there's a quirk handler | |
1411 | * installed and if it returns 1: | |
1412 | */ | |
1413 | if (apic->multi_timer_check && | |
6f50d45f | 1414 | apic->multi_timer_check(ioapic_idx, irq)) |
b9c61b70 | 1415 | continue; |
36062448 | 1416 | |
6f50d45f | 1417 | set_io_apic_irq_attr(&attr, ioapic_idx, pin, irq_trigger(idx), |
2d57e37d | 1418 | irq_polarity(idx)); |
fbc6bff0 | 1419 | |
2d57e37d | 1420 | io_apic_setup_irq_pin(irq, node, &attr); |
1da177e4 | 1421 | } |
1da177e4 LT |
1422 | } |
1423 | ||
ed972ccf TG |
1424 | static void __init setup_IO_APIC_irqs(void) |
1425 | { | |
6f50d45f | 1426 | unsigned int ioapic_idx; |
ed972ccf TG |
1427 | |
1428 | apic_printk(APIC_VERBOSE, KERN_DEBUG "init IO_APIC IRQs\n"); | |
1429 | ||
6f50d45f YL |
1430 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
1431 | __io_apic_setup_irqs(ioapic_idx); | |
ed972ccf TG |
1432 | } |
1433 | ||
18dce6ba YL |
1434 | /* |
1435 | * for the gsit that is not in first ioapic | |
1436 | * but could not use acpi_register_gsi() | |
1437 | * like some special sci in IBM x3330 | |
1438 | */ | |
1439 | void setup_IO_APIC_irq_extra(u32 gsi) | |
1440 | { | |
6f50d45f | 1441 | int ioapic_idx = 0, pin, idx, irq, node = cpu_to_node(0); |
da1ad9d7 | 1442 | struct io_apic_irq_attr attr; |
18dce6ba YL |
1443 | |
1444 | /* | |
1445 | * Convert 'gsi' to 'ioapic.pin'. | |
1446 | */ | |
6f50d45f YL |
1447 | ioapic_idx = mp_find_ioapic(gsi); |
1448 | if (ioapic_idx < 0) | |
18dce6ba YL |
1449 | return; |
1450 | ||
6f50d45f YL |
1451 | pin = mp_find_ioapic_pin(ioapic_idx, gsi); |
1452 | idx = find_irq_entry(ioapic_idx, pin, mp_INT); | |
18dce6ba YL |
1453 | if (idx == -1) |
1454 | return; | |
1455 | ||
6f50d45f | 1456 | irq = pin_2_irq(idx, ioapic_idx, pin); |
fe6dab4e YL |
1457 | |
1458 | /* Only handle the non legacy irqs on secondary ioapics */ | |
6f50d45f | 1459 | if (ioapic_idx == 0 || irq < NR_IRQS_LEGACY) |
18dce6ba | 1460 | return; |
fe6dab4e | 1461 | |
6f50d45f | 1462 | set_io_apic_irq_attr(&attr, ioapic_idx, pin, irq_trigger(idx), |
da1ad9d7 TG |
1463 | irq_polarity(idx)); |
1464 | ||
710dcda6 | 1465 | io_apic_setup_irq_pin_once(irq, node, &attr); |
18dce6ba YL |
1466 | } |
1467 | ||
1da177e4 | 1468 | /* |
f7633ce5 | 1469 | * Set up the timer pin, possibly with the 8259A-master behind. |
1da177e4 | 1470 | */ |
6f50d45f YL |
1471 | static void __init setup_timer_IRQ0_pin(unsigned int ioapic_idx, |
1472 | unsigned int pin, int vector) | |
1da177e4 LT |
1473 | { |
1474 | struct IO_APIC_route_entry entry; | |
1da177e4 | 1475 | |
95a02e97 | 1476 | if (irq_remapping_enabled) |
54168ed7 | 1477 | return; |
54168ed7 | 1478 | |
36062448 | 1479 | memset(&entry, 0, sizeof(entry)); |
1da177e4 LT |
1480 | |
1481 | /* | |
1482 | * We use logical delivery to get the timer IRQ | |
1483 | * to the first CPU. | |
1484 | */ | |
9b5bc8dc | 1485 | entry.dest_mode = apic->irq_dest_mode; |
f72dccac | 1486 | entry.mask = 0; /* don't mask IRQ for edge */ |
debccb3e | 1487 | entry.dest = apic->cpu_mask_to_apicid(apic->target_cpus()); |
9b5bc8dc | 1488 | entry.delivery_mode = apic->irq_delivery_mode; |
1da177e4 LT |
1489 | entry.polarity = 0; |
1490 | entry.trigger = 0; | |
1491 | entry.vector = vector; | |
1492 | ||
1493 | /* | |
1494 | * The timer IRQ doesn't have to know that behind the | |
f7633ce5 | 1495 | * scene we may have a 8259A-master in AEOI mode ... |
1da177e4 | 1496 | */ |
2c778651 TG |
1497 | irq_set_chip_and_handler_name(0, &ioapic_chip, handle_edge_irq, |
1498 | "edge"); | |
1da177e4 LT |
1499 | |
1500 | /* | |
1501 | * Add it to the IO-APIC irq-routing table: | |
1502 | */ | |
6f50d45f | 1503 | ioapic_write_entry(ioapic_idx, pin, entry); |
1da177e4 LT |
1504 | } |
1505 | ||
6f50d45f | 1506 | __apicdebuginit(void) print_IO_APIC(int ioapic_idx) |
1da177e4 | 1507 | { |
cda417dd | 1508 | int i; |
1da177e4 LT |
1509 | union IO_APIC_reg_00 reg_00; |
1510 | union IO_APIC_reg_01 reg_01; | |
1511 | union IO_APIC_reg_02 reg_02; | |
1512 | union IO_APIC_reg_03 reg_03; | |
1513 | unsigned long flags; | |
1da177e4 | 1514 | |
dade7716 | 1515 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f YL |
1516 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
1517 | reg_01.raw = io_apic_read(ioapic_idx, 1); | |
1da177e4 | 1518 | if (reg_01.bits.version >= 0x10) |
6f50d45f | 1519 | reg_02.raw = io_apic_read(ioapic_idx, 2); |
d6c88a50 | 1520 | if (reg_01.bits.version >= 0x20) |
6f50d45f | 1521 | reg_03.raw = io_apic_read(ioapic_idx, 3); |
dade7716 | 1522 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 | 1523 | |
54168ed7 | 1524 | printk("\n"); |
6f50d45f | 1525 | printk(KERN_DEBUG "IO APIC #%d......\n", mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
1526 | printk(KERN_DEBUG ".... register #00: %08X\n", reg_00.raw); |
1527 | printk(KERN_DEBUG "....... : physical APIC id: %02X\n", reg_00.bits.ID); | |
1528 | printk(KERN_DEBUG "....... : Delivery Type: %X\n", reg_00.bits.delivery_type); | |
1529 | printk(KERN_DEBUG "....... : LTS : %X\n", reg_00.bits.LTS); | |
1da177e4 | 1530 | |
54168ed7 | 1531 | printk(KERN_DEBUG ".... register #01: %08X\n", *(int *)®_01); |
bd6a46e0 NC |
1532 | printk(KERN_DEBUG "....... : max redirection entries: %02X\n", |
1533 | reg_01.bits.entries); | |
1da177e4 LT |
1534 | |
1535 | printk(KERN_DEBUG "....... : PRQ implemented: %X\n", reg_01.bits.PRQ); | |
bd6a46e0 NC |
1536 | printk(KERN_DEBUG "....... : IO APIC version: %02X\n", |
1537 | reg_01.bits.version); | |
1da177e4 LT |
1538 | |
1539 | /* | |
1540 | * Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02, | |
1541 | * but the value of reg_02 is read as the previous read register | |
1542 | * value, so ignore it if reg_02 == reg_01. | |
1543 | */ | |
1544 | if (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) { | |
1545 | printk(KERN_DEBUG ".... register #02: %08X\n", reg_02.raw); | |
1546 | printk(KERN_DEBUG "....... : arbitration: %02X\n", reg_02.bits.arbitration); | |
1da177e4 LT |
1547 | } |
1548 | ||
1549 | /* | |
1550 | * Some Intel chipsets with IO APIC VERSION of 0x2? don't have reg_02 | |
1551 | * or reg_03, but the value of reg_0[23] is read as the previous read | |
1552 | * register value, so ignore it if reg_03 == reg_0[12]. | |
1553 | */ | |
1554 | if (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw && | |
1555 | reg_03.raw != reg_01.raw) { | |
1556 | printk(KERN_DEBUG ".... register #03: %08X\n", reg_03.raw); | |
1557 | printk(KERN_DEBUG "....... : Boot DT : %X\n", reg_03.bits.boot_DT); | |
1da177e4 LT |
1558 | } |
1559 | ||
1560 | printk(KERN_DEBUG ".... IRQ redirection table:\n"); | |
1561 | ||
95a02e97 | 1562 | if (irq_remapping_enabled) { |
42f0efc5 NC |
1563 | printk(KERN_DEBUG " NR Indx Fmt Mask Trig IRR" |
1564 | " Pol Stat Indx2 Zero Vect:\n"); | |
1565 | } else { | |
1566 | printk(KERN_DEBUG " NR Dst Mask Trig IRR Pol" | |
1567 | " Stat Dmod Deli Vect:\n"); | |
1568 | } | |
1da177e4 LT |
1569 | |
1570 | for (i = 0; i <= reg_01.bits.entries; i++) { | |
95a02e97 | 1571 | if (irq_remapping_enabled) { |
42f0efc5 NC |
1572 | struct IO_APIC_route_entry entry; |
1573 | struct IR_IO_APIC_route_entry *ir_entry; | |
1574 | ||
6f50d45f | 1575 | entry = ioapic_read_entry(ioapic_idx, i); |
42f0efc5 NC |
1576 | ir_entry = (struct IR_IO_APIC_route_entry *) &entry; |
1577 | printk(KERN_DEBUG " %02x %04X ", | |
1578 | i, | |
1579 | ir_entry->index | |
1580 | ); | |
1581 | printk("%1d %1d %1d %1d %1d " | |
1582 | "%1d %1d %X %02X\n", | |
1583 | ir_entry->format, | |
1584 | ir_entry->mask, | |
1585 | ir_entry->trigger, | |
1586 | ir_entry->irr, | |
1587 | ir_entry->polarity, | |
1588 | ir_entry->delivery_status, | |
1589 | ir_entry->index2, | |
1590 | ir_entry->zero, | |
1591 | ir_entry->vector | |
1592 | ); | |
1593 | } else { | |
1594 | struct IO_APIC_route_entry entry; | |
1595 | ||
6f50d45f | 1596 | entry = ioapic_read_entry(ioapic_idx, i); |
42f0efc5 NC |
1597 | printk(KERN_DEBUG " %02x %02X ", |
1598 | i, | |
1599 | entry.dest | |
1600 | ); | |
1601 | printk("%1d %1d %1d %1d %1d " | |
1602 | "%1d %1d %02X\n", | |
1603 | entry.mask, | |
1604 | entry.trigger, | |
1605 | entry.irr, | |
1606 | entry.polarity, | |
1607 | entry.delivery_status, | |
1608 | entry.dest_mode, | |
1609 | entry.delivery_mode, | |
1610 | entry.vector | |
1611 | ); | |
1612 | } | |
1da177e4 | 1613 | } |
cda417dd YL |
1614 | } |
1615 | ||
1616 | __apicdebuginit(void) print_IO_APICs(void) | |
1617 | { | |
6f50d45f | 1618 | int ioapic_idx; |
cda417dd YL |
1619 | struct irq_cfg *cfg; |
1620 | unsigned int irq; | |
6fd36ba0 | 1621 | struct irq_chip *chip; |
cda417dd YL |
1622 | |
1623 | printk(KERN_DEBUG "number of MP IRQ sources: %d.\n", mp_irq_entries); | |
6f50d45f | 1624 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
cda417dd | 1625 | printk(KERN_DEBUG "number of IO-APIC #%d registers: %d.\n", |
6f50d45f YL |
1626 | mpc_ioapic_id(ioapic_idx), |
1627 | ioapics[ioapic_idx].nr_registers); | |
cda417dd YL |
1628 | |
1629 | /* | |
1630 | * We are a bit conservative about what we expect. We have to | |
1631 | * know about every hardware change ASAP. | |
1632 | */ | |
1633 | printk(KERN_INFO "testing the IO APIC.......................\n"); | |
1634 | ||
6f50d45f YL |
1635 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
1636 | print_IO_APIC(ioapic_idx); | |
42f0efc5 | 1637 | |
1da177e4 | 1638 | printk(KERN_DEBUG "IRQ to pin mappings:\n"); |
ad9f4334 | 1639 | for_each_active_irq(irq) { |
0b8f1efa YL |
1640 | struct irq_pin_list *entry; |
1641 | ||
6fd36ba0 MN |
1642 | chip = irq_get_chip(irq); |
1643 | if (chip != &ioapic_chip) | |
1644 | continue; | |
1645 | ||
2c778651 | 1646 | cfg = irq_get_chip_data(irq); |
05e40760 DK |
1647 | if (!cfg) |
1648 | continue; | |
0b8f1efa | 1649 | entry = cfg->irq_2_pin; |
0f978f45 | 1650 | if (!entry) |
1da177e4 | 1651 | continue; |
8f09cd20 | 1652 | printk(KERN_DEBUG "IRQ%d ", irq); |
2977fb3f | 1653 | for_each_irq_pin(entry, cfg->irq_2_pin) |
1da177e4 | 1654 | printk("-> %d:%d", entry->apic, entry->pin); |
1da177e4 LT |
1655 | printk("\n"); |
1656 | } | |
1657 | ||
1658 | printk(KERN_INFO ".................................... done.\n"); | |
1da177e4 LT |
1659 | } |
1660 | ||
251e1e44 | 1661 | __apicdebuginit(void) print_APIC_field(int base) |
1da177e4 | 1662 | { |
251e1e44 | 1663 | int i; |
1da177e4 | 1664 | |
251e1e44 IM |
1665 | printk(KERN_DEBUG); |
1666 | ||
1667 | for (i = 0; i < 8; i++) | |
1668 | printk(KERN_CONT "%08x", apic_read(base + i*0x10)); | |
1669 | ||
1670 | printk(KERN_CONT "\n"); | |
1da177e4 LT |
1671 | } |
1672 | ||
32f71aff | 1673 | __apicdebuginit(void) print_local_APIC(void *dummy) |
1da177e4 | 1674 | { |
97a52714 | 1675 | unsigned int i, v, ver, maxlvt; |
7ab6af7a | 1676 | u64 icr; |
1da177e4 | 1677 | |
251e1e44 | 1678 | printk(KERN_DEBUG "printing local APIC contents on CPU#%d/%d:\n", |
1da177e4 | 1679 | smp_processor_id(), hard_smp_processor_id()); |
66823114 | 1680 | v = apic_read(APIC_ID); |
54168ed7 | 1681 | printk(KERN_INFO "... APIC ID: %08x (%01x)\n", v, read_apic_id()); |
1da177e4 LT |
1682 | v = apic_read(APIC_LVR); |
1683 | printk(KERN_INFO "... APIC VERSION: %08x\n", v); | |
1684 | ver = GET_APIC_VERSION(v); | |
e05d723f | 1685 | maxlvt = lapic_get_maxlvt(); |
1da177e4 LT |
1686 | |
1687 | v = apic_read(APIC_TASKPRI); | |
1688 | printk(KERN_DEBUG "... APIC TASKPRI: %08x (%02x)\n", v, v & APIC_TPRI_MASK); | |
1689 | ||
54168ed7 | 1690 | if (APIC_INTEGRATED(ver)) { /* !82489DX */ |
a11b5abe YL |
1691 | if (!APIC_XAPIC(ver)) { |
1692 | v = apic_read(APIC_ARBPRI); | |
1693 | printk(KERN_DEBUG "... APIC ARBPRI: %08x (%02x)\n", v, | |
1694 | v & APIC_ARBPRI_MASK); | |
1695 | } | |
1da177e4 LT |
1696 | v = apic_read(APIC_PROCPRI); |
1697 | printk(KERN_DEBUG "... APIC PROCPRI: %08x\n", v); | |
1698 | } | |
1699 | ||
a11b5abe YL |
1700 | /* |
1701 | * Remote read supported only in the 82489DX and local APIC for | |
1702 | * Pentium processors. | |
1703 | */ | |
1704 | if (!APIC_INTEGRATED(ver) || maxlvt == 3) { | |
1705 | v = apic_read(APIC_RRR); | |
1706 | printk(KERN_DEBUG "... APIC RRR: %08x\n", v); | |
1707 | } | |
1708 | ||
1da177e4 LT |
1709 | v = apic_read(APIC_LDR); |
1710 | printk(KERN_DEBUG "... APIC LDR: %08x\n", v); | |
a11b5abe YL |
1711 | if (!x2apic_enabled()) { |
1712 | v = apic_read(APIC_DFR); | |
1713 | printk(KERN_DEBUG "... APIC DFR: %08x\n", v); | |
1714 | } | |
1da177e4 LT |
1715 | v = apic_read(APIC_SPIV); |
1716 | printk(KERN_DEBUG "... APIC SPIV: %08x\n", v); | |
1717 | ||
1718 | printk(KERN_DEBUG "... APIC ISR field:\n"); | |
251e1e44 | 1719 | print_APIC_field(APIC_ISR); |
1da177e4 | 1720 | printk(KERN_DEBUG "... APIC TMR field:\n"); |
251e1e44 | 1721 | print_APIC_field(APIC_TMR); |
1da177e4 | 1722 | printk(KERN_DEBUG "... APIC IRR field:\n"); |
251e1e44 | 1723 | print_APIC_field(APIC_IRR); |
1da177e4 | 1724 | |
54168ed7 IM |
1725 | if (APIC_INTEGRATED(ver)) { /* !82489DX */ |
1726 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ | |
1da177e4 | 1727 | apic_write(APIC_ESR, 0); |
54168ed7 | 1728 | |
1da177e4 LT |
1729 | v = apic_read(APIC_ESR); |
1730 | printk(KERN_DEBUG "... APIC ESR: %08x\n", v); | |
1731 | } | |
1732 | ||
7ab6af7a | 1733 | icr = apic_icr_read(); |
0c425cec IM |
1734 | printk(KERN_DEBUG "... APIC ICR: %08x\n", (u32)icr); |
1735 | printk(KERN_DEBUG "... APIC ICR2: %08x\n", (u32)(icr >> 32)); | |
1da177e4 LT |
1736 | |
1737 | v = apic_read(APIC_LVTT); | |
1738 | printk(KERN_DEBUG "... APIC LVTT: %08x\n", v); | |
1739 | ||
1740 | if (maxlvt > 3) { /* PC is LVT#4. */ | |
1741 | v = apic_read(APIC_LVTPC); | |
1742 | printk(KERN_DEBUG "... APIC LVTPC: %08x\n", v); | |
1743 | } | |
1744 | v = apic_read(APIC_LVT0); | |
1745 | printk(KERN_DEBUG "... APIC LVT0: %08x\n", v); | |
1746 | v = apic_read(APIC_LVT1); | |
1747 | printk(KERN_DEBUG "... APIC LVT1: %08x\n", v); | |
1748 | ||
1749 | if (maxlvt > 2) { /* ERR is LVT#3. */ | |
1750 | v = apic_read(APIC_LVTERR); | |
1751 | printk(KERN_DEBUG "... APIC LVTERR: %08x\n", v); | |
1752 | } | |
1753 | ||
1754 | v = apic_read(APIC_TMICT); | |
1755 | printk(KERN_DEBUG "... APIC TMICT: %08x\n", v); | |
1756 | v = apic_read(APIC_TMCCT); | |
1757 | printk(KERN_DEBUG "... APIC TMCCT: %08x\n", v); | |
1758 | v = apic_read(APIC_TDCR); | |
1759 | printk(KERN_DEBUG "... APIC TDCR: %08x\n", v); | |
97a52714 AH |
1760 | |
1761 | if (boot_cpu_has(X86_FEATURE_EXTAPIC)) { | |
1762 | v = apic_read(APIC_EFEAT); | |
1763 | maxlvt = (v >> 16) & 0xff; | |
1764 | printk(KERN_DEBUG "... APIC EFEAT: %08x\n", v); | |
1765 | v = apic_read(APIC_ECTRL); | |
1766 | printk(KERN_DEBUG "... APIC ECTRL: %08x\n", v); | |
1767 | for (i = 0; i < maxlvt; i++) { | |
1768 | v = apic_read(APIC_EILVTn(i)); | |
1769 | printk(KERN_DEBUG "... APIC EILVT%d: %08x\n", i, v); | |
1770 | } | |
1771 | } | |
1da177e4 LT |
1772 | printk("\n"); |
1773 | } | |
1774 | ||
2626eb2b | 1775 | __apicdebuginit(void) print_local_APICs(int maxcpu) |
1da177e4 | 1776 | { |
ffd5aae7 YL |
1777 | int cpu; |
1778 | ||
2626eb2b CG |
1779 | if (!maxcpu) |
1780 | return; | |
1781 | ||
ffd5aae7 | 1782 | preempt_disable(); |
2626eb2b CG |
1783 | for_each_online_cpu(cpu) { |
1784 | if (cpu >= maxcpu) | |
1785 | break; | |
ffd5aae7 | 1786 | smp_call_function_single(cpu, print_local_APIC, NULL, 1); |
2626eb2b | 1787 | } |
ffd5aae7 | 1788 | preempt_enable(); |
1da177e4 LT |
1789 | } |
1790 | ||
32f71aff | 1791 | __apicdebuginit(void) print_PIC(void) |
1da177e4 | 1792 | { |
1da177e4 LT |
1793 | unsigned int v; |
1794 | unsigned long flags; | |
1795 | ||
b81bb373 | 1796 | if (!legacy_pic->nr_legacy_irqs) |
1da177e4 LT |
1797 | return; |
1798 | ||
1799 | printk(KERN_DEBUG "\nprinting PIC contents\n"); | |
1800 | ||
5619c280 | 1801 | raw_spin_lock_irqsave(&i8259A_lock, flags); |
1da177e4 LT |
1802 | |
1803 | v = inb(0xa1) << 8 | inb(0x21); | |
1804 | printk(KERN_DEBUG "... PIC IMR: %04x\n", v); | |
1805 | ||
1806 | v = inb(0xa0) << 8 | inb(0x20); | |
1807 | printk(KERN_DEBUG "... PIC IRR: %04x\n", v); | |
1808 | ||
54168ed7 IM |
1809 | outb(0x0b,0xa0); |
1810 | outb(0x0b,0x20); | |
1da177e4 | 1811 | v = inb(0xa0) << 8 | inb(0x20); |
54168ed7 IM |
1812 | outb(0x0a,0xa0); |
1813 | outb(0x0a,0x20); | |
1da177e4 | 1814 | |
5619c280 | 1815 | raw_spin_unlock_irqrestore(&i8259A_lock, flags); |
1da177e4 LT |
1816 | |
1817 | printk(KERN_DEBUG "... PIC ISR: %04x\n", v); | |
1818 | ||
1819 | v = inb(0x4d1) << 8 | inb(0x4d0); | |
1820 | printk(KERN_DEBUG "... PIC ELCR: %04x\n", v); | |
1821 | } | |
1822 | ||
2626eb2b CG |
1823 | static int __initdata show_lapic = 1; |
1824 | static __init int setup_show_lapic(char *arg) | |
1825 | { | |
1826 | int num = -1; | |
1827 | ||
1828 | if (strcmp(arg, "all") == 0) { | |
1829 | show_lapic = CONFIG_NR_CPUS; | |
1830 | } else { | |
1831 | get_option(&arg, &num); | |
1832 | if (num >= 0) | |
1833 | show_lapic = num; | |
1834 | } | |
1835 | ||
1836 | return 1; | |
1837 | } | |
1838 | __setup("show_lapic=", setup_show_lapic); | |
1839 | ||
1840 | __apicdebuginit(int) print_ICs(void) | |
32f71aff | 1841 | { |
2626eb2b CG |
1842 | if (apic_verbosity == APIC_QUIET) |
1843 | return 0; | |
1844 | ||
32f71aff | 1845 | print_PIC(); |
4797f6b0 YL |
1846 | |
1847 | /* don't print out if apic is not there */ | |
8312136f | 1848 | if (!cpu_has_apic && !apic_from_smp_config()) |
4797f6b0 YL |
1849 | return 0; |
1850 | ||
2626eb2b | 1851 | print_local_APICs(show_lapic); |
cda417dd | 1852 | print_IO_APICs(); |
32f71aff MR |
1853 | |
1854 | return 0; | |
1855 | } | |
1856 | ||
ded1f6ab | 1857 | late_initcall(print_ICs); |
32f71aff | 1858 | |
1da177e4 | 1859 | |
efa2559f YL |
1860 | /* Where if anywhere is the i8259 connect in external int mode */ |
1861 | static struct { int pin, apic; } ioapic_i8259 = { -1, -1 }; | |
1862 | ||
54168ed7 | 1863 | void __init enable_IO_APIC(void) |
1da177e4 | 1864 | { |
fcfd636a | 1865 | int i8259_apic, i8259_pin; |
54168ed7 | 1866 | int apic; |
bc07844a | 1867 | |
b81bb373 | 1868 | if (!legacy_pic->nr_legacy_irqs) |
bc07844a TG |
1869 | return; |
1870 | ||
54168ed7 | 1871 | for(apic = 0; apic < nr_ioapics; apic++) { |
fcfd636a EB |
1872 | int pin; |
1873 | /* See if any of the pins is in ExtINT mode */ | |
b69c6c3b | 1874 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) { |
fcfd636a | 1875 | struct IO_APIC_route_entry entry; |
cf4c6a2f | 1876 | entry = ioapic_read_entry(apic, pin); |
fcfd636a | 1877 | |
fcfd636a EB |
1878 | /* If the interrupt line is enabled and in ExtInt mode |
1879 | * I have found the pin where the i8259 is connected. | |
1880 | */ | |
1881 | if ((entry.mask == 0) && (entry.delivery_mode == dest_ExtINT)) { | |
1882 | ioapic_i8259.apic = apic; | |
1883 | ioapic_i8259.pin = pin; | |
1884 | goto found_i8259; | |
1885 | } | |
1886 | } | |
1887 | } | |
1888 | found_i8259: | |
1889 | /* Look to see what if the MP table has reported the ExtINT */ | |
1890 | /* If we could not find the appropriate pin by looking at the ioapic | |
1891 | * the i8259 probably is not connected the ioapic but give the | |
1892 | * mptable a chance anyway. | |
1893 | */ | |
1894 | i8259_pin = find_isa_irq_pin(0, mp_ExtINT); | |
1895 | i8259_apic = find_isa_irq_apic(0, mp_ExtINT); | |
1896 | /* Trust the MP table if nothing is setup in the hardware */ | |
1897 | if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) { | |
1898 | printk(KERN_WARNING "ExtINT not setup in hardware but reported by MP table\n"); | |
1899 | ioapic_i8259.pin = i8259_pin; | |
1900 | ioapic_i8259.apic = i8259_apic; | |
1901 | } | |
1902 | /* Complain if the MP table and the hardware disagree */ | |
1903 | if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) && | |
1904 | (i8259_pin >= 0) && (ioapic_i8259.pin >= 0)) | |
1905 | { | |
1906 | printk(KERN_WARNING "ExtINT in hardware and MP table differ\n"); | |
1da177e4 LT |
1907 | } |
1908 | ||
1909 | /* | |
1910 | * Do not trust the IO-APIC being empty at bootup | |
1911 | */ | |
1912 | clear_IO_APIC(); | |
1913 | } | |
1914 | ||
1915 | /* | |
1916 | * Not an __init, needed by the reboot code | |
1917 | */ | |
1918 | void disable_IO_APIC(void) | |
1919 | { | |
1920 | /* | |
1921 | * Clear the IO-APIC before rebooting: | |
1922 | */ | |
1923 | clear_IO_APIC(); | |
1924 | ||
b81bb373 | 1925 | if (!legacy_pic->nr_legacy_irqs) |
bc07844a TG |
1926 | return; |
1927 | ||
650927ef | 1928 | /* |
0b968d23 | 1929 | * If the i8259 is routed through an IOAPIC |
650927ef | 1930 | * Put that IOAPIC in virtual wire mode |
0b968d23 | 1931 | * so legacy interrupts can be delivered. |
7c6d9f97 SS |
1932 | * |
1933 | * With interrupt-remapping, for now we will use virtual wire A mode, | |
1934 | * as virtual wire B is little complex (need to configure both | |
0d2eb44f | 1935 | * IOAPIC RTE as well as interrupt-remapping table entry). |
7c6d9f97 | 1936 | * As this gets called during crash dump, keep this simple for now. |
650927ef | 1937 | */ |
95a02e97 | 1938 | if (ioapic_i8259.pin != -1 && !irq_remapping_enabled) { |
650927ef | 1939 | struct IO_APIC_route_entry entry; |
650927ef EB |
1940 | |
1941 | memset(&entry, 0, sizeof(entry)); | |
1942 | entry.mask = 0; /* Enabled */ | |
1943 | entry.trigger = 0; /* Edge */ | |
1944 | entry.irr = 0; | |
1945 | entry.polarity = 0; /* High */ | |
1946 | entry.delivery_status = 0; | |
1947 | entry.dest_mode = 0; /* Physical */ | |
fcfd636a | 1948 | entry.delivery_mode = dest_ExtINT; /* ExtInt */ |
650927ef | 1949 | entry.vector = 0; |
54168ed7 | 1950 | entry.dest = read_apic_id(); |
650927ef EB |
1951 | |
1952 | /* | |
1953 | * Add it to the IO-APIC irq-routing table: | |
1954 | */ | |
cf4c6a2f | 1955 | ioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry); |
650927ef | 1956 | } |
54168ed7 | 1957 | |
7c6d9f97 SS |
1958 | /* |
1959 | * Use virtual wire A mode when interrupt remapping is enabled. | |
1960 | */ | |
8312136f | 1961 | if (cpu_has_apic || apic_from_smp_config()) |
95a02e97 | 1962 | disconnect_bsp_APIC(!irq_remapping_enabled && |
3f4c3955 | 1963 | ioapic_i8259.pin != -1); |
1da177e4 LT |
1964 | } |
1965 | ||
54168ed7 | 1966 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
1967 | /* |
1968 | * function to set the IO-APIC physical IDs based on the | |
1969 | * values stored in the MPC table. | |
1970 | * | |
1971 | * by Matt Domsch <Matt_Domsch@dell.com> Tue Dec 21 12:25:05 CST 1999 | |
1972 | */ | |
a38c5380 | 1973 | void __init setup_ioapic_ids_from_mpc_nocheck(void) |
1da177e4 LT |
1974 | { |
1975 | union IO_APIC_reg_00 reg_00; | |
1976 | physid_mask_t phys_id_present_map; | |
6f50d45f | 1977 | int ioapic_idx; |
1da177e4 LT |
1978 | int i; |
1979 | unsigned char old_id; | |
1980 | unsigned long flags; | |
1981 | ||
1982 | /* | |
1983 | * This is broken; anything with a real cpu count has to | |
1984 | * circumvent this idiocy regardless. | |
1985 | */ | |
7abc0753 | 1986 | apic->ioapic_phys_id_map(&phys_cpu_present_map, &phys_id_present_map); |
1da177e4 LT |
1987 | |
1988 | /* | |
1989 | * Set the IOAPIC ID to the value stored in the MPC table. | |
1990 | */ | |
6f50d45f | 1991 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) { |
1da177e4 | 1992 | /* Read the register 0 value */ |
dade7716 | 1993 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f | 1994 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
dade7716 | 1995 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
36062448 | 1996 | |
6f50d45f | 1997 | old_id = mpc_ioapic_id(ioapic_idx); |
1da177e4 | 1998 | |
6f50d45f | 1999 | if (mpc_ioapic_id(ioapic_idx) >= get_physical_broadcast()) { |
1da177e4 | 2000 | printk(KERN_ERR "BIOS bug, IO-APIC#%d ID is %d in the MPC table!...\n", |
6f50d45f | 2001 | ioapic_idx, mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
2002 | printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n", |
2003 | reg_00.bits.ID); | |
6f50d45f | 2004 | ioapics[ioapic_idx].mp_config.apicid = reg_00.bits.ID; |
1da177e4 LT |
2005 | } |
2006 | ||
1da177e4 LT |
2007 | /* |
2008 | * Sanity check, is the ID really free? Every APIC in a | |
2009 | * system must have a unique ID or we get lots of nice | |
2010 | * 'stuck on smp_invalidate_needed IPI wait' messages. | |
2011 | */ | |
7abc0753 | 2012 | if (apic->check_apicid_used(&phys_id_present_map, |
6f50d45f | 2013 | mpc_ioapic_id(ioapic_idx))) { |
1da177e4 | 2014 | printk(KERN_ERR "BIOS bug, IO-APIC#%d ID %d is already used!...\n", |
6f50d45f | 2015 | ioapic_idx, mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
2016 | for (i = 0; i < get_physical_broadcast(); i++) |
2017 | if (!physid_isset(i, phys_id_present_map)) | |
2018 | break; | |
2019 | if (i >= get_physical_broadcast()) | |
2020 | panic("Max APIC ID exceeded!\n"); | |
2021 | printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n", | |
2022 | i); | |
2023 | physid_set(i, phys_id_present_map); | |
6f50d45f | 2024 | ioapics[ioapic_idx].mp_config.apicid = i; |
1da177e4 LT |
2025 | } else { |
2026 | physid_mask_t tmp; | |
6f50d45f | 2027 | apic->apicid_to_cpu_present(mpc_ioapic_id(ioapic_idx), |
d5371430 | 2028 | &tmp); |
1da177e4 LT |
2029 | apic_printk(APIC_VERBOSE, "Setting %d in the " |
2030 | "phys_id_present_map\n", | |
6f50d45f | 2031 | mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
2032 | physids_or(phys_id_present_map, phys_id_present_map, tmp); |
2033 | } | |
2034 | ||
1da177e4 LT |
2035 | /* |
2036 | * We need to adjust the IRQ routing table | |
2037 | * if the ID changed. | |
2038 | */ | |
6f50d45f | 2039 | if (old_id != mpc_ioapic_id(ioapic_idx)) |
1da177e4 | 2040 | for (i = 0; i < mp_irq_entries; i++) |
c2c21745 JSR |
2041 | if (mp_irqs[i].dstapic == old_id) |
2042 | mp_irqs[i].dstapic | |
6f50d45f | 2043 | = mpc_ioapic_id(ioapic_idx); |
1da177e4 LT |
2044 | |
2045 | /* | |
60d79fd9 YL |
2046 | * Update the ID register according to the right value |
2047 | * from the MPC table if they are different. | |
36062448 | 2048 | */ |
6f50d45f | 2049 | if (mpc_ioapic_id(ioapic_idx) == reg_00.bits.ID) |
60d79fd9 YL |
2050 | continue; |
2051 | ||
1da177e4 LT |
2052 | apic_printk(APIC_VERBOSE, KERN_INFO |
2053 | "...changing IO-APIC physical APIC ID to %d ...", | |
6f50d45f | 2054 | mpc_ioapic_id(ioapic_idx)); |
1da177e4 | 2055 | |
6f50d45f | 2056 | reg_00.bits.ID = mpc_ioapic_id(ioapic_idx); |
dade7716 | 2057 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f | 2058 | io_apic_write(ioapic_idx, 0, reg_00.raw); |
dade7716 | 2059 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
2060 | |
2061 | /* | |
2062 | * Sanity check | |
2063 | */ | |
dade7716 | 2064 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f | 2065 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
dade7716 | 2066 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
6f50d45f | 2067 | if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) |
1da177e4 LT |
2068 | printk("could not set ID!\n"); |
2069 | else | |
2070 | apic_printk(APIC_VERBOSE, " ok.\n"); | |
2071 | } | |
2072 | } | |
a38c5380 SAS |
2073 | |
2074 | void __init setup_ioapic_ids_from_mpc(void) | |
2075 | { | |
2076 | ||
2077 | if (acpi_ioapic) | |
2078 | return; | |
2079 | /* | |
2080 | * Don't check I/O APIC IDs for xAPIC systems. They have | |
2081 | * no meaning without the serial APIC bus. | |
2082 | */ | |
2083 | if (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) | |
2084 | || APIC_XAPIC(apic_version[boot_cpu_physical_apicid])) | |
2085 | return; | |
2086 | setup_ioapic_ids_from_mpc_nocheck(); | |
2087 | } | |
54168ed7 | 2088 | #endif |
1da177e4 | 2089 | |
7ce0bcfd | 2090 | int no_timer_check __initdata; |
8542b200 ZA |
2091 | |
2092 | static int __init notimercheck(char *s) | |
2093 | { | |
2094 | no_timer_check = 1; | |
2095 | return 1; | |
2096 | } | |
2097 | __setup("no_timer_check", notimercheck); | |
2098 | ||
1da177e4 LT |
2099 | /* |
2100 | * There is a nasty bug in some older SMP boards, their mptable lies | |
2101 | * about the timer IRQ. We do the following to work around the situation: | |
2102 | * | |
2103 | * - timer IRQ defaults to IO-APIC IRQ | |
2104 | * - if this function detects that timer IRQs are defunct, then we fall | |
2105 | * back to ISA timer IRQs | |
2106 | */ | |
f0a7a5c9 | 2107 | static int __init timer_irq_works(void) |
1da177e4 LT |
2108 | { |
2109 | unsigned long t1 = jiffies; | |
4aae0702 | 2110 | unsigned long flags; |
1da177e4 | 2111 | |
8542b200 ZA |
2112 | if (no_timer_check) |
2113 | return 1; | |
2114 | ||
4aae0702 | 2115 | local_save_flags(flags); |
1da177e4 LT |
2116 | local_irq_enable(); |
2117 | /* Let ten ticks pass... */ | |
2118 | mdelay((10 * 1000) / HZ); | |
4aae0702 | 2119 | local_irq_restore(flags); |
1da177e4 LT |
2120 | |
2121 | /* | |
2122 | * Expect a few ticks at least, to be sure some possible | |
2123 | * glue logic does not lock up after one or two first | |
2124 | * ticks in a non-ExtINT mode. Also the local APIC | |
2125 | * might have cached one ExtINT interrupt. Finally, at | |
2126 | * least one tick may be lost due to delays. | |
2127 | */ | |
54168ed7 IM |
2128 | |
2129 | /* jiffies wrap? */ | |
1d16b53e | 2130 | if (time_after(jiffies, t1 + 4)) |
1da177e4 | 2131 | return 1; |
1da177e4 LT |
2132 | return 0; |
2133 | } | |
2134 | ||
2135 | /* | |
2136 | * In the SMP+IOAPIC case it might happen that there are an unspecified | |
2137 | * number of pending IRQ events unhandled. These cases are very rare, | |
2138 | * so we 'resend' these IRQs via IPIs, to the same CPU. It's much | |
2139 | * better to do it this way as thus we do not have to be aware of | |
2140 | * 'pending' interrupts in the IRQ path, except at this point. | |
2141 | */ | |
2142 | /* | |
2143 | * Edge triggered needs to resend any interrupt | |
2144 | * that was delayed but this is now handled in the device | |
2145 | * independent code. | |
2146 | */ | |
2147 | ||
2148 | /* | |
2149 | * Starting up a edge-triggered IO-APIC interrupt is | |
2150 | * nasty - we need to make sure that we get the edge. | |
2151 | * If it is already asserted for some reason, we need | |
2152 | * return 1 to indicate that is was pending. | |
2153 | * | |
2154 | * This is not complete - we should be able to fake | |
2155 | * an edge even if it isn't on the 8259A... | |
2156 | */ | |
54168ed7 | 2157 | |
61a38ce3 | 2158 | static unsigned int startup_ioapic_irq(struct irq_data *data) |
1da177e4 | 2159 | { |
61a38ce3 | 2160 | int was_pending = 0, irq = data->irq; |
1da177e4 LT |
2161 | unsigned long flags; |
2162 | ||
dade7716 | 2163 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
b81bb373 | 2164 | if (irq < legacy_pic->nr_legacy_irqs) { |
4305df94 | 2165 | legacy_pic->mask(irq); |
b81bb373 | 2166 | if (legacy_pic->irq_pending(irq)) |
1da177e4 LT |
2167 | was_pending = 1; |
2168 | } | |
61a38ce3 | 2169 | __unmask_ioapic(data->chip_data); |
dade7716 | 2170 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
2171 | |
2172 | return was_pending; | |
2173 | } | |
2174 | ||
90297c5f | 2175 | static int ioapic_retrigger_irq(struct irq_data *data) |
1da177e4 | 2176 | { |
90297c5f | 2177 | struct irq_cfg *cfg = data->chip_data; |
54168ed7 IM |
2178 | unsigned long flags; |
2179 | ||
dade7716 | 2180 | raw_spin_lock_irqsave(&vector_lock, flags); |
dac5f412 | 2181 | apic->send_IPI_mask(cpumask_of(cpumask_first(cfg->domain)), cfg->vector); |
dade7716 | 2182 | raw_spin_unlock_irqrestore(&vector_lock, flags); |
c0ad90a3 IM |
2183 | |
2184 | return 1; | |
2185 | } | |
497c9a19 | 2186 | |
54168ed7 IM |
2187 | /* |
2188 | * Level and edge triggered IO-APIC interrupts need different handling, | |
2189 | * so we use two separate IRQ descriptors. Edge triggered IRQs can be | |
2190 | * handled with the level-triggered descriptor, but that one has slightly | |
2191 | * more overhead. Level-triggered interrupts cannot be handled with the | |
2192 | * edge-triggered handler, without risking IRQ storms and other ugly | |
2193 | * races. | |
2194 | */ | |
497c9a19 | 2195 | |
54168ed7 | 2196 | #ifdef CONFIG_SMP |
9338ad6f | 2197 | void send_cleanup_vector(struct irq_cfg *cfg) |
e85abf8f GH |
2198 | { |
2199 | cpumask_var_t cleanup_mask; | |
2200 | ||
2201 | if (unlikely(!alloc_cpumask_var(&cleanup_mask, GFP_ATOMIC))) { | |
2202 | unsigned int i; | |
e85abf8f GH |
2203 | for_each_cpu_and(i, cfg->old_domain, cpu_online_mask) |
2204 | apic->send_IPI_mask(cpumask_of(i), IRQ_MOVE_CLEANUP_VECTOR); | |
2205 | } else { | |
2206 | cpumask_and(cleanup_mask, cfg->old_domain, cpu_online_mask); | |
e85abf8f GH |
2207 | apic->send_IPI_mask(cleanup_mask, IRQ_MOVE_CLEANUP_VECTOR); |
2208 | free_cpumask_var(cleanup_mask); | |
2209 | } | |
2210 | cfg->move_in_progress = 0; | |
2211 | } | |
2212 | ||
4420471f | 2213 | static void __target_IO_APIC_irq(unsigned int irq, unsigned int dest, struct irq_cfg *cfg) |
e85abf8f GH |
2214 | { |
2215 | int apic, pin; | |
2216 | struct irq_pin_list *entry; | |
2217 | u8 vector = cfg->vector; | |
2218 | ||
2977fb3f | 2219 | for_each_irq_pin(entry, cfg->irq_2_pin) { |
e85abf8f GH |
2220 | unsigned int reg; |
2221 | ||
e85abf8f GH |
2222 | apic = entry->apic; |
2223 | pin = entry->pin; | |
2224 | /* | |
2225 | * With interrupt-remapping, destination information comes | |
2226 | * from interrupt-remapping table entry. | |
2227 | */ | |
1a0730d6 | 2228 | if (!irq_remapped(cfg)) |
e85abf8f GH |
2229 | io_apic_write(apic, 0x11 + pin*2, dest); |
2230 | reg = io_apic_read(apic, 0x10 + pin*2); | |
2231 | reg &= ~IO_APIC_REDIR_VECTOR_MASK; | |
2232 | reg |= vector; | |
2233 | io_apic_modify(apic, 0x10 + pin*2, reg); | |
e85abf8f GH |
2234 | } |
2235 | } | |
2236 | ||
2237 | /* | |
f7e909ea | 2238 | * Either sets data->affinity to a valid value, and returns |
18374d89 | 2239 | * ->cpu_mask_to_apicid of that in dest_id, or returns -1 and |
f7e909ea | 2240 | * leaves data->affinity untouched. |
e85abf8f | 2241 | */ |
f7e909ea TG |
2242 | int __ioapic_set_affinity(struct irq_data *data, const struct cpumask *mask, |
2243 | unsigned int *dest_id) | |
e85abf8f | 2244 | { |
f7e909ea | 2245 | struct irq_cfg *cfg = data->chip_data; |
e85abf8f GH |
2246 | |
2247 | if (!cpumask_intersects(mask, cpu_online_mask)) | |
18374d89 | 2248 | return -1; |
e85abf8f | 2249 | |
f7e909ea | 2250 | if (assign_irq_vector(data->irq, data->chip_data, mask)) |
18374d89 | 2251 | return -1; |
e85abf8f | 2252 | |
f7e909ea | 2253 | cpumask_copy(data->affinity, mask); |
e85abf8f | 2254 | |
f7e909ea | 2255 | *dest_id = apic->cpu_mask_to_apicid_and(mask, cfg->domain); |
18374d89 | 2256 | return 0; |
e85abf8f GH |
2257 | } |
2258 | ||
4420471f | 2259 | static int |
f7e909ea TG |
2260 | ioapic_set_affinity(struct irq_data *data, const struct cpumask *mask, |
2261 | bool force) | |
e85abf8f | 2262 | { |
f7e909ea | 2263 | unsigned int dest, irq = data->irq; |
e85abf8f | 2264 | unsigned long flags; |
f7e909ea | 2265 | int ret; |
e85abf8f | 2266 | |
dade7716 | 2267 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
f7e909ea | 2268 | ret = __ioapic_set_affinity(data, mask, &dest); |
18374d89 | 2269 | if (!ret) { |
e85abf8f GH |
2270 | /* Only the high 8 bits are valid. */ |
2271 | dest = SET_APIC_LOGICAL_ID(dest); | |
f7e909ea | 2272 | __target_IO_APIC_irq(irq, dest, data->chip_data); |
e85abf8f | 2273 | } |
dade7716 | 2274 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
4420471f | 2275 | return ret; |
e85abf8f GH |
2276 | } |
2277 | ||
54168ed7 IM |
2278 | asmlinkage void smp_irq_move_cleanup_interrupt(void) |
2279 | { | |
2280 | unsigned vector, me; | |
8f2466f4 | 2281 | |
54168ed7 | 2282 | ack_APIC_irq(); |
54168ed7 | 2283 | irq_enter(); |
98ad1cc1 | 2284 | exit_idle(); |
54168ed7 IM |
2285 | |
2286 | me = smp_processor_id(); | |
2287 | for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; vector++) { | |
2288 | unsigned int irq; | |
68a8ca59 | 2289 | unsigned int irr; |
54168ed7 IM |
2290 | struct irq_desc *desc; |
2291 | struct irq_cfg *cfg; | |
0a3aee0d | 2292 | irq = __this_cpu_read(vector_irq[vector]); |
54168ed7 | 2293 | |
0b8f1efa YL |
2294 | if (irq == -1) |
2295 | continue; | |
2296 | ||
54168ed7 IM |
2297 | desc = irq_to_desc(irq); |
2298 | if (!desc) | |
2299 | continue; | |
2300 | ||
2301 | cfg = irq_cfg(irq); | |
239007b8 | 2302 | raw_spin_lock(&desc->lock); |
54168ed7 | 2303 | |
7f41c2e1 SS |
2304 | /* |
2305 | * Check if the irq migration is in progress. If so, we | |
2306 | * haven't received the cleanup request yet for this irq. | |
2307 | */ | |
2308 | if (cfg->move_in_progress) | |
2309 | goto unlock; | |
2310 | ||
22f65d31 | 2311 | if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain)) |
54168ed7 IM |
2312 | goto unlock; |
2313 | ||
68a8ca59 SS |
2314 | irr = apic_read(APIC_IRR + (vector / 32 * 0x10)); |
2315 | /* | |
2316 | * Check if the vector that needs to be cleanedup is | |
2317 | * registered at the cpu's IRR. If so, then this is not | |
2318 | * the best time to clean it up. Lets clean it up in the | |
2319 | * next attempt by sending another IRQ_MOVE_CLEANUP_VECTOR | |
2320 | * to myself. | |
2321 | */ | |
2322 | if (irr & (1 << (vector % 32))) { | |
2323 | apic->send_IPI_self(IRQ_MOVE_CLEANUP_VECTOR); | |
2324 | goto unlock; | |
2325 | } | |
0a3aee0d | 2326 | __this_cpu_write(vector_irq[vector], -1); |
54168ed7 | 2327 | unlock: |
239007b8 | 2328 | raw_spin_unlock(&desc->lock); |
54168ed7 IM |
2329 | } |
2330 | ||
2331 | irq_exit(); | |
2332 | } | |
2333 | ||
dd5f15e5 | 2334 | static void __irq_complete_move(struct irq_cfg *cfg, unsigned vector) |
54168ed7 | 2335 | { |
a5e74b84 | 2336 | unsigned me; |
54168ed7 | 2337 | |
fcef5911 | 2338 | if (likely(!cfg->move_in_progress)) |
54168ed7 IM |
2339 | return; |
2340 | ||
54168ed7 | 2341 | me = smp_processor_id(); |
10b888d6 | 2342 | |
fcef5911 | 2343 | if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain)) |
22f65d31 | 2344 | send_cleanup_vector(cfg); |
497c9a19 | 2345 | } |
a5e74b84 | 2346 | |
dd5f15e5 | 2347 | static void irq_complete_move(struct irq_cfg *cfg) |
a5e74b84 | 2348 | { |
dd5f15e5 | 2349 | __irq_complete_move(cfg, ~get_irq_regs()->orig_ax); |
a5e74b84 SS |
2350 | } |
2351 | ||
2352 | void irq_force_complete_move(int irq) | |
2353 | { | |
2c778651 | 2354 | struct irq_cfg *cfg = irq_get_chip_data(irq); |
a5e74b84 | 2355 | |
bbd391a1 PB |
2356 | if (!cfg) |
2357 | return; | |
2358 | ||
dd5f15e5 | 2359 | __irq_complete_move(cfg, cfg->vector); |
a5e74b84 | 2360 | } |
497c9a19 | 2361 | #else |
dd5f15e5 | 2362 | static inline void irq_complete_move(struct irq_cfg *cfg) { } |
497c9a19 | 2363 | #endif |
3145e941 | 2364 | |
90297c5f | 2365 | static void ack_apic_edge(struct irq_data *data) |
1d025192 | 2366 | { |
90297c5f | 2367 | irq_complete_move(data->chip_data); |
08221110 | 2368 | irq_move_irq(data); |
1d025192 YL |
2369 | ack_APIC_irq(); |
2370 | } | |
2371 | ||
3eb2cce8 | 2372 | atomic_t irq_mis_count; |
3eb2cce8 | 2373 | |
047c8fdb | 2374 | #ifdef CONFIG_GENERIC_PENDING_IRQ |
d1ecad6e MN |
2375 | static bool io_apic_level_ack_pending(struct irq_cfg *cfg) |
2376 | { | |
2377 | struct irq_pin_list *entry; | |
2378 | unsigned long flags; | |
2379 | ||
2380 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
2381 | for_each_irq_pin(entry, cfg->irq_2_pin) { | |
2382 | unsigned int reg; | |
2383 | int pin; | |
2384 | ||
2385 | pin = entry->pin; | |
2386 | reg = io_apic_read(entry->apic, 0x10 + pin*2); | |
2387 | /* Is the remote IRR bit set? */ | |
2388 | if (reg & IO_APIC_REDIR_REMOTE_IRR) { | |
2389 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
2390 | return true; | |
2391 | } | |
2392 | } | |
2393 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
2394 | ||
2395 | return false; | |
2396 | } | |
2397 | ||
4da7072a AG |
2398 | static inline bool ioapic_irqd_mask(struct irq_data *data, struct irq_cfg *cfg) |
2399 | { | |
54168ed7 | 2400 | /* If we are moving the irq we need to mask it */ |
5451ddc5 | 2401 | if (unlikely(irqd_is_setaffinity_pending(data))) { |
dd5f15e5 | 2402 | mask_ioapic(cfg); |
4da7072a | 2403 | return true; |
54168ed7 | 2404 | } |
4da7072a AG |
2405 | return false; |
2406 | } | |
2407 | ||
2408 | static inline void ioapic_irqd_unmask(struct irq_data *data, | |
2409 | struct irq_cfg *cfg, bool masked) | |
2410 | { | |
2411 | if (unlikely(masked)) { | |
2412 | /* Only migrate the irq if the ack has been received. | |
2413 | * | |
2414 | * On rare occasions the broadcast level triggered ack gets | |
2415 | * delayed going to ioapics, and if we reprogram the | |
2416 | * vector while Remote IRR is still set the irq will never | |
2417 | * fire again. | |
2418 | * | |
2419 | * To prevent this scenario we read the Remote IRR bit | |
2420 | * of the ioapic. This has two effects. | |
2421 | * - On any sane system the read of the ioapic will | |
2422 | * flush writes (and acks) going to the ioapic from | |
2423 | * this cpu. | |
2424 | * - We get to see if the ACK has actually been delivered. | |
2425 | * | |
2426 | * Based on failed experiments of reprogramming the | |
2427 | * ioapic entry from outside of irq context starting | |
2428 | * with masking the ioapic entry and then polling until | |
2429 | * Remote IRR was clear before reprogramming the | |
2430 | * ioapic I don't trust the Remote IRR bit to be | |
2431 | * completey accurate. | |
2432 | * | |
2433 | * However there appears to be no other way to plug | |
2434 | * this race, so if the Remote IRR bit is not | |
2435 | * accurate and is causing problems then it is a hardware bug | |
2436 | * and you can go talk to the chipset vendor about it. | |
2437 | */ | |
2438 | if (!io_apic_level_ack_pending(cfg)) | |
2439 | irq_move_masked_irq(data); | |
2440 | unmask_ioapic(cfg); | |
2441 | } | |
2442 | } | |
2443 | #else | |
2444 | static inline bool ioapic_irqd_mask(struct irq_data *data, struct irq_cfg *cfg) | |
2445 | { | |
2446 | return false; | |
2447 | } | |
2448 | static inline void ioapic_irqd_unmask(struct irq_data *data, | |
2449 | struct irq_cfg *cfg, bool masked) | |
2450 | { | |
2451 | } | |
047c8fdb YL |
2452 | #endif |
2453 | ||
4da7072a AG |
2454 | static void ack_apic_level(struct irq_data *data) |
2455 | { | |
2456 | struct irq_cfg *cfg = data->chip_data; | |
2457 | int i, irq = data->irq; | |
2458 | unsigned long v; | |
2459 | bool masked; | |
2460 | ||
2461 | irq_complete_move(cfg); | |
2462 | masked = ioapic_irqd_mask(data, cfg); | |
2463 | ||
3eb2cce8 | 2464 | /* |
916a0fe7 JF |
2465 | * It appears there is an erratum which affects at least version 0x11 |
2466 | * of I/O APIC (that's the 82093AA and cores integrated into various | |
2467 | * chipsets). Under certain conditions a level-triggered interrupt is | |
2468 | * erroneously delivered as edge-triggered one but the respective IRR | |
2469 | * bit gets set nevertheless. As a result the I/O unit expects an EOI | |
2470 | * message but it will never arrive and further interrupts are blocked | |
2471 | * from the source. The exact reason is so far unknown, but the | |
2472 | * phenomenon was observed when two consecutive interrupt requests | |
2473 | * from a given source get delivered to the same CPU and the source is | |
2474 | * temporarily disabled in between. | |
2475 | * | |
2476 | * A workaround is to simulate an EOI message manually. We achieve it | |
2477 | * by setting the trigger mode to edge and then to level when the edge | |
2478 | * trigger mode gets detected in the TMR of a local APIC for a | |
2479 | * level-triggered interrupt. We mask the source for the time of the | |
2480 | * operation to prevent an edge-triggered interrupt escaping meanwhile. | |
2481 | * The idea is from Manfred Spraul. --macro | |
1c83995b SS |
2482 | * |
2483 | * Also in the case when cpu goes offline, fixup_irqs() will forward | |
2484 | * any unhandled interrupt on the offlined cpu to the new cpu | |
2485 | * destination that is handling the corresponding interrupt. This | |
2486 | * interrupt forwarding is done via IPI's. Hence, in this case also | |
2487 | * level-triggered io-apic interrupt will be seen as an edge | |
2488 | * interrupt in the IRR. And we can't rely on the cpu's EOI | |
2489 | * to be broadcasted to the IO-APIC's which will clear the remoteIRR | |
2490 | * corresponding to the level-triggered interrupt. Hence on IO-APIC's | |
2491 | * supporting EOI register, we do an explicit EOI to clear the | |
2492 | * remote IRR and on IO-APIC's which don't have an EOI register, | |
2493 | * we use the above logic (mask+edge followed by unmask+level) from | |
2494 | * Manfred Spraul to clear the remote IRR. | |
916a0fe7 | 2495 | */ |
3145e941 | 2496 | i = cfg->vector; |
3eb2cce8 | 2497 | v = apic_read(APIC_TMR + ((i & ~0x1f) >> 1)); |
3eb2cce8 | 2498 | |
54168ed7 IM |
2499 | /* |
2500 | * We must acknowledge the irq before we move it or the acknowledge will | |
2501 | * not propagate properly. | |
2502 | */ | |
2503 | ack_APIC_irq(); | |
2504 | ||
1c83995b SS |
2505 | /* |
2506 | * Tail end of clearing remote IRR bit (either by delivering the EOI | |
2507 | * message via io-apic EOI register write or simulating it using | |
2508 | * mask+edge followed by unnask+level logic) manually when the | |
2509 | * level triggered interrupt is seen as the edge triggered interrupt | |
2510 | * at the cpu. | |
2511 | */ | |
ca64c47c MR |
2512 | if (!(v & (1 << (i & 0x1f)))) { |
2513 | atomic_inc(&irq_mis_count); | |
2514 | ||
dd5f15e5 | 2515 | eoi_ioapic_irq(irq, cfg); |
ca64c47c MR |
2516 | } |
2517 | ||
4da7072a | 2518 | ioapic_irqd_unmask(data, cfg, masked); |
3eb2cce8 | 2519 | } |
1d025192 | 2520 | |
d3f13810 | 2521 | #ifdef CONFIG_IRQ_REMAP |
90297c5f | 2522 | static void ir_ack_apic_edge(struct irq_data *data) |
d0b03bd1 | 2523 | { |
5d0ae2db | 2524 | ack_APIC_irq(); |
d0b03bd1 HW |
2525 | } |
2526 | ||
90297c5f | 2527 | static void ir_ack_apic_level(struct irq_data *data) |
d0b03bd1 | 2528 | { |
5d0ae2db | 2529 | ack_APIC_irq(); |
90297c5f | 2530 | eoi_ioapic_irq(data->irq, data->chip_data); |
d0b03bd1 | 2531 | } |
c39d77ff SS |
2532 | |
2533 | static void ir_print_prefix(struct irq_data *data, struct seq_file *p) | |
2534 | { | |
2535 | seq_printf(p, " IR-%s", data->chip->name); | |
2536 | } | |
2537 | ||
2538 | static void irq_remap_modify_chip_defaults(struct irq_chip *chip) | |
2539 | { | |
2540 | chip->irq_print_chip = ir_print_prefix; | |
2541 | chip->irq_ack = ir_ack_apic_edge; | |
2542 | chip->irq_eoi = ir_ack_apic_level; | |
2543 | ||
2544 | #ifdef CONFIG_SMP | |
95a02e97 | 2545 | chip->irq_set_affinity = set_remapped_irq_affinity; |
c39d77ff SS |
2546 | #endif |
2547 | } | |
d3f13810 | 2548 | #endif /* CONFIG_IRQ_REMAP */ |
d0b03bd1 | 2549 | |
f5b9ed7a | 2550 | static struct irq_chip ioapic_chip __read_mostly = { |
f7e909ea TG |
2551 | .name = "IO-APIC", |
2552 | .irq_startup = startup_ioapic_irq, | |
2553 | .irq_mask = mask_ioapic_irq, | |
2554 | .irq_unmask = unmask_ioapic_irq, | |
2555 | .irq_ack = ack_apic_edge, | |
2556 | .irq_eoi = ack_apic_level, | |
54d5d424 | 2557 | #ifdef CONFIG_SMP |
f7e909ea | 2558 | .irq_set_affinity = ioapic_set_affinity, |
54d5d424 | 2559 | #endif |
f7e909ea | 2560 | .irq_retrigger = ioapic_retrigger_irq, |
1da177e4 LT |
2561 | }; |
2562 | ||
1da177e4 LT |
2563 | static inline void init_IO_APIC_traps(void) |
2564 | { | |
da51a821 | 2565 | struct irq_cfg *cfg; |
ad9f4334 | 2566 | unsigned int irq; |
1da177e4 LT |
2567 | |
2568 | /* | |
2569 | * NOTE! The local APIC isn't very good at handling | |
2570 | * multiple interrupts at the same interrupt level. | |
2571 | * As the interrupt level is determined by taking the | |
2572 | * vector number and shifting that right by 4, we | |
2573 | * want to spread these out a bit so that they don't | |
2574 | * all fall in the same interrupt level. | |
2575 | * | |
2576 | * Also, we've got to be careful not to trash gate | |
2577 | * 0x80, because int 0x80 is hm, kind of importantish. ;) | |
2578 | */ | |
ad9f4334 | 2579 | for_each_active_irq(irq) { |
2c778651 | 2580 | cfg = irq_get_chip_data(irq); |
0b8f1efa | 2581 | if (IO_APIC_IRQ(irq) && cfg && !cfg->vector) { |
1da177e4 LT |
2582 | /* |
2583 | * Hmm.. We don't have an entry for this, | |
2584 | * so default to an old-fashioned 8259 | |
2585 | * interrupt if we can.. | |
2586 | */ | |
b81bb373 JP |
2587 | if (irq < legacy_pic->nr_legacy_irqs) |
2588 | legacy_pic->make_irq(irq); | |
0b8f1efa | 2589 | else |
1da177e4 | 2590 | /* Strange. Oh, well.. */ |
2c778651 | 2591 | irq_set_chip(irq, &no_irq_chip); |
1da177e4 LT |
2592 | } |
2593 | } | |
2594 | } | |
2595 | ||
f5b9ed7a IM |
2596 | /* |
2597 | * The local APIC irq-chip implementation: | |
2598 | */ | |
1da177e4 | 2599 | |
90297c5f | 2600 | static void mask_lapic_irq(struct irq_data *data) |
1da177e4 LT |
2601 | { |
2602 | unsigned long v; | |
2603 | ||
2604 | v = apic_read(APIC_LVT0); | |
593f4a78 | 2605 | apic_write(APIC_LVT0, v | APIC_LVT_MASKED); |
1da177e4 LT |
2606 | } |
2607 | ||
90297c5f | 2608 | static void unmask_lapic_irq(struct irq_data *data) |
1da177e4 | 2609 | { |
f5b9ed7a | 2610 | unsigned long v; |
1da177e4 | 2611 | |
f5b9ed7a | 2612 | v = apic_read(APIC_LVT0); |
593f4a78 | 2613 | apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED); |
f5b9ed7a | 2614 | } |
1da177e4 | 2615 | |
90297c5f | 2616 | static void ack_lapic_irq(struct irq_data *data) |
1d025192 YL |
2617 | { |
2618 | ack_APIC_irq(); | |
2619 | } | |
2620 | ||
f5b9ed7a | 2621 | static struct irq_chip lapic_chip __read_mostly = { |
9a1c6192 | 2622 | .name = "local-APIC", |
90297c5f TG |
2623 | .irq_mask = mask_lapic_irq, |
2624 | .irq_unmask = unmask_lapic_irq, | |
2625 | .irq_ack = ack_lapic_irq, | |
1da177e4 LT |
2626 | }; |
2627 | ||
60c69948 | 2628 | static void lapic_register_intr(int irq) |
c88ac1df | 2629 | { |
60c69948 | 2630 | irq_clear_status_flags(irq, IRQ_LEVEL); |
2c778651 | 2631 | irq_set_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq, |
c88ac1df | 2632 | "edge"); |
c88ac1df MR |
2633 | } |
2634 | ||
1da177e4 LT |
2635 | /* |
2636 | * This looks a bit hackish but it's about the only one way of sending | |
2637 | * a few INTA cycles to 8259As and any associated glue logic. ICR does | |
2638 | * not support the ExtINT mode, unfortunately. We need to send these | |
2639 | * cycles as some i82489DX-based boards have glue logic that keeps the | |
2640 | * 8259A interrupt line asserted until INTA. --macro | |
2641 | */ | |
28acf285 | 2642 | static inline void __init unlock_ExtINT_logic(void) |
1da177e4 | 2643 | { |
fcfd636a | 2644 | int apic, pin, i; |
1da177e4 LT |
2645 | struct IO_APIC_route_entry entry0, entry1; |
2646 | unsigned char save_control, save_freq_select; | |
1da177e4 | 2647 | |
fcfd636a | 2648 | pin = find_isa_irq_pin(8, mp_INT); |
956fb531 AB |
2649 | if (pin == -1) { |
2650 | WARN_ON_ONCE(1); | |
2651 | return; | |
2652 | } | |
fcfd636a | 2653 | apic = find_isa_irq_apic(8, mp_INT); |
956fb531 AB |
2654 | if (apic == -1) { |
2655 | WARN_ON_ONCE(1); | |
1da177e4 | 2656 | return; |
956fb531 | 2657 | } |
1da177e4 | 2658 | |
cf4c6a2f | 2659 | entry0 = ioapic_read_entry(apic, pin); |
fcfd636a | 2660 | clear_IO_APIC_pin(apic, pin); |
1da177e4 LT |
2661 | |
2662 | memset(&entry1, 0, sizeof(entry1)); | |
2663 | ||
2664 | entry1.dest_mode = 0; /* physical delivery */ | |
2665 | entry1.mask = 0; /* unmask IRQ now */ | |
d83e94ac | 2666 | entry1.dest = hard_smp_processor_id(); |
1da177e4 LT |
2667 | entry1.delivery_mode = dest_ExtINT; |
2668 | entry1.polarity = entry0.polarity; | |
2669 | entry1.trigger = 0; | |
2670 | entry1.vector = 0; | |
2671 | ||
cf4c6a2f | 2672 | ioapic_write_entry(apic, pin, entry1); |
1da177e4 LT |
2673 | |
2674 | save_control = CMOS_READ(RTC_CONTROL); | |
2675 | save_freq_select = CMOS_READ(RTC_FREQ_SELECT); | |
2676 | CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6, | |
2677 | RTC_FREQ_SELECT); | |
2678 | CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL); | |
2679 | ||
2680 | i = 100; | |
2681 | while (i-- > 0) { | |
2682 | mdelay(10); | |
2683 | if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF) | |
2684 | i -= 10; | |
2685 | } | |
2686 | ||
2687 | CMOS_WRITE(save_control, RTC_CONTROL); | |
2688 | CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT); | |
fcfd636a | 2689 | clear_IO_APIC_pin(apic, pin); |
1da177e4 | 2690 | |
cf4c6a2f | 2691 | ioapic_write_entry(apic, pin, entry0); |
1da177e4 LT |
2692 | } |
2693 | ||
efa2559f | 2694 | static int disable_timer_pin_1 __initdata; |
047c8fdb | 2695 | /* Actually the next is obsolete, but keep it for paranoid reasons -AK */ |
54168ed7 | 2696 | static int __init disable_timer_pin_setup(char *arg) |
efa2559f YL |
2697 | { |
2698 | disable_timer_pin_1 = 1; | |
2699 | return 0; | |
2700 | } | |
54168ed7 | 2701 | early_param("disable_timer_pin_1", disable_timer_pin_setup); |
efa2559f YL |
2702 | |
2703 | int timer_through_8259 __initdata; | |
2704 | ||
1da177e4 LT |
2705 | /* |
2706 | * This code may look a bit paranoid, but it's supposed to cooperate with | |
2707 | * a wide range of boards and BIOS bugs. Fortunately only the timer IRQ | |
2708 | * is so screwy. Thanks to Brian Perkins for testing/hacking this beast | |
2709 | * fanatically on his truly buggy board. | |
54168ed7 IM |
2710 | * |
2711 | * FIXME: really need to revamp this for all platforms. | |
1da177e4 | 2712 | */ |
8542b200 | 2713 | static inline void __init check_timer(void) |
1da177e4 | 2714 | { |
2c778651 | 2715 | struct irq_cfg *cfg = irq_get_chip_data(0); |
f6e9456c | 2716 | int node = cpu_to_node(0); |
fcfd636a | 2717 | int apic1, pin1, apic2, pin2; |
4aae0702 | 2718 | unsigned long flags; |
047c8fdb | 2719 | int no_pin1 = 0; |
4aae0702 IM |
2720 | |
2721 | local_irq_save(flags); | |
d4d25dec | 2722 | |
1da177e4 LT |
2723 | /* |
2724 | * get/set the timer IRQ vector: | |
2725 | */ | |
4305df94 | 2726 | legacy_pic->mask(0); |
fe402e1f | 2727 | assign_irq_vector(0, cfg, apic->target_cpus()); |
1da177e4 LT |
2728 | |
2729 | /* | |
d11d5794 MR |
2730 | * As IRQ0 is to be enabled in the 8259A, the virtual |
2731 | * wire has to be disabled in the local APIC. Also | |
2732 | * timer interrupts need to be acknowledged manually in | |
2733 | * the 8259A for the i82489DX when using the NMI | |
2734 | * watchdog as that APIC treats NMIs as level-triggered. | |
2735 | * The AEOI mode will finish them in the 8259A | |
2736 | * automatically. | |
1da177e4 | 2737 | */ |
593f4a78 | 2738 | apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT); |
b81bb373 | 2739 | legacy_pic->init(1); |
1da177e4 | 2740 | |
fcfd636a EB |
2741 | pin1 = find_isa_irq_pin(0, mp_INT); |
2742 | apic1 = find_isa_irq_apic(0, mp_INT); | |
2743 | pin2 = ioapic_i8259.pin; | |
2744 | apic2 = ioapic_i8259.apic; | |
1da177e4 | 2745 | |
49a66a0b MR |
2746 | apic_printk(APIC_QUIET, KERN_INFO "..TIMER: vector=0x%02X " |
2747 | "apic1=%d pin1=%d apic2=%d pin2=%d\n", | |
497c9a19 | 2748 | cfg->vector, apic1, pin1, apic2, pin2); |
1da177e4 | 2749 | |
691874fa MR |
2750 | /* |
2751 | * Some BIOS writers are clueless and report the ExtINTA | |
2752 | * I/O APIC input from the cascaded 8259A as the timer | |
2753 | * interrupt input. So just in case, if only one pin | |
2754 | * was found above, try it both directly and through the | |
2755 | * 8259A. | |
2756 | */ | |
2757 | if (pin1 == -1) { | |
95a02e97 | 2758 | if (irq_remapping_enabled) |
54168ed7 | 2759 | panic("BIOS bug: timer not connected to IO-APIC"); |
691874fa MR |
2760 | pin1 = pin2; |
2761 | apic1 = apic2; | |
2762 | no_pin1 = 1; | |
2763 | } else if (pin2 == -1) { | |
2764 | pin2 = pin1; | |
2765 | apic2 = apic1; | |
2766 | } | |
2767 | ||
1da177e4 LT |
2768 | if (pin1 != -1) { |
2769 | /* | |
2770 | * Ok, does IRQ0 through the IOAPIC work? | |
2771 | */ | |
691874fa | 2772 | if (no_pin1) { |
85ac16d0 | 2773 | add_pin_to_irq_node(cfg, node, apic1, pin1); |
497c9a19 | 2774 | setup_timer_IRQ0_pin(apic1, pin1, cfg->vector); |
f72dccac | 2775 | } else { |
60c69948 | 2776 | /* for edge trigger, setup_ioapic_irq already |
f72dccac YL |
2777 | * leave it unmasked. |
2778 | * so only need to unmask if it is level-trigger | |
2779 | * do we really have level trigger timer? | |
2780 | */ | |
2781 | int idx; | |
2782 | idx = find_irq_entry(apic1, pin1, mp_INT); | |
2783 | if (idx != -1 && irq_trigger(idx)) | |
dd5f15e5 | 2784 | unmask_ioapic(cfg); |
691874fa | 2785 | } |
1da177e4 | 2786 | if (timer_irq_works()) { |
66759a01 CE |
2787 | if (disable_timer_pin_1 > 0) |
2788 | clear_IO_APIC_pin(0, pin1); | |
4aae0702 | 2789 | goto out; |
1da177e4 | 2790 | } |
95a02e97 | 2791 | if (irq_remapping_enabled) |
54168ed7 | 2792 | panic("timer doesn't work through Interrupt-remapped IO-APIC"); |
f72dccac | 2793 | local_irq_disable(); |
fcfd636a | 2794 | clear_IO_APIC_pin(apic1, pin1); |
691874fa | 2795 | if (!no_pin1) |
49a66a0b MR |
2796 | apic_printk(APIC_QUIET, KERN_ERR "..MP-BIOS bug: " |
2797 | "8254 timer not connected to IO-APIC\n"); | |
1da177e4 | 2798 | |
49a66a0b MR |
2799 | apic_printk(APIC_QUIET, KERN_INFO "...trying to set up timer " |
2800 | "(IRQ0) through the 8259A ...\n"); | |
2801 | apic_printk(APIC_QUIET, KERN_INFO | |
2802 | "..... (found apic %d pin %d) ...\n", apic2, pin2); | |
1da177e4 LT |
2803 | /* |
2804 | * legacy devices should be connected to IO APIC #0 | |
2805 | */ | |
85ac16d0 | 2806 | replace_pin_at_irq_node(cfg, node, apic1, pin1, apic2, pin2); |
497c9a19 | 2807 | setup_timer_IRQ0_pin(apic2, pin2, cfg->vector); |
4305df94 | 2808 | legacy_pic->unmask(0); |
1da177e4 | 2809 | if (timer_irq_works()) { |
49a66a0b | 2810 | apic_printk(APIC_QUIET, KERN_INFO "....... works.\n"); |
35542c5e | 2811 | timer_through_8259 = 1; |
4aae0702 | 2812 | goto out; |
1da177e4 LT |
2813 | } |
2814 | /* | |
2815 | * Cleanup, just in case ... | |
2816 | */ | |
f72dccac | 2817 | local_irq_disable(); |
4305df94 | 2818 | legacy_pic->mask(0); |
fcfd636a | 2819 | clear_IO_APIC_pin(apic2, pin2); |
49a66a0b | 2820 | apic_printk(APIC_QUIET, KERN_INFO "....... failed.\n"); |
1da177e4 | 2821 | } |
1da177e4 | 2822 | |
49a66a0b MR |
2823 | apic_printk(APIC_QUIET, KERN_INFO |
2824 | "...trying to set up timer as Virtual Wire IRQ...\n"); | |
1da177e4 | 2825 | |
60c69948 | 2826 | lapic_register_intr(0); |
497c9a19 | 2827 | apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector); /* Fixed mode */ |
4305df94 | 2828 | legacy_pic->unmask(0); |
1da177e4 LT |
2829 | |
2830 | if (timer_irq_works()) { | |
49a66a0b | 2831 | apic_printk(APIC_QUIET, KERN_INFO "..... works.\n"); |
4aae0702 | 2832 | goto out; |
1da177e4 | 2833 | } |
f72dccac | 2834 | local_irq_disable(); |
4305df94 | 2835 | legacy_pic->mask(0); |
497c9a19 | 2836 | apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector); |
49a66a0b | 2837 | apic_printk(APIC_QUIET, KERN_INFO "..... failed.\n"); |
1da177e4 | 2838 | |
49a66a0b MR |
2839 | apic_printk(APIC_QUIET, KERN_INFO |
2840 | "...trying to set up timer as ExtINT IRQ...\n"); | |
1da177e4 | 2841 | |
b81bb373 JP |
2842 | legacy_pic->init(0); |
2843 | legacy_pic->make_irq(0); | |
593f4a78 | 2844 | apic_write(APIC_LVT0, APIC_DM_EXTINT); |
1da177e4 LT |
2845 | |
2846 | unlock_ExtINT_logic(); | |
2847 | ||
2848 | if (timer_irq_works()) { | |
49a66a0b | 2849 | apic_printk(APIC_QUIET, KERN_INFO "..... works.\n"); |
4aae0702 | 2850 | goto out; |
1da177e4 | 2851 | } |
f72dccac | 2852 | local_irq_disable(); |
49a66a0b | 2853 | apic_printk(APIC_QUIET, KERN_INFO "..... failed :(.\n"); |
fb209bd8 YL |
2854 | if (x2apic_preenabled) |
2855 | apic_printk(APIC_QUIET, KERN_INFO | |
2856 | "Perhaps problem with the pre-enabled x2apic mode\n" | |
2857 | "Try booting with x2apic and interrupt-remapping disabled in the bios.\n"); | |
1da177e4 | 2858 | panic("IO-APIC + timer doesn't work! Boot with apic=debug and send a " |
49a66a0b | 2859 | "report. Then try booting with the 'noapic' option.\n"); |
4aae0702 IM |
2860 | out: |
2861 | local_irq_restore(flags); | |
1da177e4 LT |
2862 | } |
2863 | ||
2864 | /* | |
af174783 MR |
2865 | * Traditionally ISA IRQ2 is the cascade IRQ, and is not available |
2866 | * to devices. However there may be an I/O APIC pin available for | |
2867 | * this interrupt regardless. The pin may be left unconnected, but | |
2868 | * typically it will be reused as an ExtINT cascade interrupt for | |
2869 | * the master 8259A. In the MPS case such a pin will normally be | |
2870 | * reported as an ExtINT interrupt in the MP table. With ACPI | |
2871 | * there is no provision for ExtINT interrupts, and in the absence | |
2872 | * of an override it would be treated as an ordinary ISA I/O APIC | |
2873 | * interrupt, that is edge-triggered and unmasked by default. We | |
2874 | * used to do this, but it caused problems on some systems because | |
2875 | * of the NMI watchdog and sometimes IRQ0 of the 8254 timer using | |
2876 | * the same ExtINT cascade interrupt to drive the local APIC of the | |
2877 | * bootstrap processor. Therefore we refrain from routing IRQ2 to | |
2878 | * the I/O APIC in all cases now. No actual device should request | |
2879 | * it anyway. --macro | |
1da177e4 | 2880 | */ |
bc07844a | 2881 | #define PIC_IRQS (1UL << PIC_CASCADE_IR) |
1da177e4 LT |
2882 | |
2883 | void __init setup_IO_APIC(void) | |
2884 | { | |
54168ed7 | 2885 | |
54168ed7 IM |
2886 | /* |
2887 | * calling enable_IO_APIC() is moved to setup_local_APIC for BP | |
2888 | */ | |
b81bb373 | 2889 | io_apic_irqs = legacy_pic->nr_legacy_irqs ? ~PIC_IRQS : ~0UL; |
1da177e4 | 2890 | |
54168ed7 | 2891 | apic_printk(APIC_VERBOSE, "ENABLING IO-APIC IRQs\n"); |
d6c88a50 | 2892 | /* |
54168ed7 IM |
2893 | * Set up IO-APIC IRQ routing. |
2894 | */ | |
de934103 TG |
2895 | x86_init.mpparse.setup_ioapic_ids(); |
2896 | ||
1da177e4 LT |
2897 | sync_Arb_IDs(); |
2898 | setup_IO_APIC_irqs(); | |
2899 | init_IO_APIC_traps(); | |
b81bb373 | 2900 | if (legacy_pic->nr_legacy_irqs) |
bc07844a | 2901 | check_timer(); |
1da177e4 LT |
2902 | } |
2903 | ||
2904 | /* | |
0d2eb44f | 2905 | * Called after all the initialization is done. If we didn't find any |
54168ed7 | 2906 | * APIC bugs then we can allow the modify fast path |
1da177e4 | 2907 | */ |
36062448 | 2908 | |
1da177e4 LT |
2909 | static int __init io_apic_bug_finalize(void) |
2910 | { | |
d6c88a50 TG |
2911 | if (sis_apic_bug == -1) |
2912 | sis_apic_bug = 0; | |
2913 | return 0; | |
1da177e4 LT |
2914 | } |
2915 | ||
2916 | late_initcall(io_apic_bug_finalize); | |
2917 | ||
6f50d45f | 2918 | static void resume_ioapic_id(int ioapic_idx) |
1da177e4 | 2919 | { |
1da177e4 LT |
2920 | unsigned long flags; |
2921 | union IO_APIC_reg_00 reg_00; | |
36062448 | 2922 | |
dade7716 | 2923 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f YL |
2924 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
2925 | if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) { | |
2926 | reg_00.bits.ID = mpc_ioapic_id(ioapic_idx); | |
2927 | io_apic_write(ioapic_idx, 0, reg_00.raw); | |
1da177e4 | 2928 | } |
dade7716 | 2929 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
f3c6ea1b | 2930 | } |
1da177e4 | 2931 | |
f3c6ea1b RW |
2932 | static void ioapic_resume(void) |
2933 | { | |
6f50d45f | 2934 | int ioapic_idx; |
f3c6ea1b | 2935 | |
6f50d45f YL |
2936 | for (ioapic_idx = nr_ioapics - 1; ioapic_idx >= 0; ioapic_idx--) |
2937 | resume_ioapic_id(ioapic_idx); | |
15bac20b SS |
2938 | |
2939 | restore_ioapic_entries(); | |
1da177e4 LT |
2940 | } |
2941 | ||
f3c6ea1b | 2942 | static struct syscore_ops ioapic_syscore_ops = { |
15bac20b | 2943 | .suspend = save_ioapic_entries, |
1da177e4 LT |
2944 | .resume = ioapic_resume, |
2945 | }; | |
2946 | ||
f3c6ea1b | 2947 | static int __init ioapic_init_ops(void) |
1da177e4 | 2948 | { |
f3c6ea1b RW |
2949 | register_syscore_ops(&ioapic_syscore_ops); |
2950 | ||
1da177e4 LT |
2951 | return 0; |
2952 | } | |
2953 | ||
f3c6ea1b | 2954 | device_initcall(ioapic_init_ops); |
1da177e4 | 2955 | |
3fc471ed | 2956 | /* |
95d77884 | 2957 | * Dynamic irq allocate and deallocation |
3fc471ed | 2958 | */ |
fbc6bff0 | 2959 | unsigned int create_irq_nr(unsigned int from, int node) |
3fc471ed | 2960 | { |
fbc6bff0 | 2961 | struct irq_cfg *cfg; |
3fc471ed | 2962 | unsigned long flags; |
fbc6bff0 TG |
2963 | unsigned int ret = 0; |
2964 | int irq; | |
d047f53a | 2965 | |
fbc6bff0 TG |
2966 | if (from < nr_irqs_gsi) |
2967 | from = nr_irqs_gsi; | |
d047f53a | 2968 | |
fbc6bff0 TG |
2969 | irq = alloc_irq_from(from, node); |
2970 | if (irq < 0) | |
2971 | return 0; | |
2972 | cfg = alloc_irq_cfg(irq, node); | |
2973 | if (!cfg) { | |
2974 | free_irq_at(irq, NULL); | |
2975 | return 0; | |
ace80ab7 | 2976 | } |
3fc471ed | 2977 | |
fbc6bff0 TG |
2978 | raw_spin_lock_irqsave(&vector_lock, flags); |
2979 | if (!__assign_irq_vector(irq, cfg, apic->target_cpus())) | |
2980 | ret = irq; | |
2981 | raw_spin_unlock_irqrestore(&vector_lock, flags); | |
3fc471ed | 2982 | |
fbc6bff0 | 2983 | if (ret) { |
2c778651 | 2984 | irq_set_chip_data(irq, cfg); |
fbc6bff0 TG |
2985 | irq_clear_status_flags(irq, IRQ_NOREQUEST); |
2986 | } else { | |
2987 | free_irq_at(irq, cfg); | |
2988 | } | |
2989 | return ret; | |
3fc471ed EB |
2990 | } |
2991 | ||
199751d7 YL |
2992 | int create_irq(void) |
2993 | { | |
f6e9456c | 2994 | int node = cpu_to_node(0); |
be5d5350 | 2995 | unsigned int irq_want; |
54168ed7 IM |
2996 | int irq; |
2997 | ||
be5d5350 | 2998 | irq_want = nr_irqs_gsi; |
d047f53a | 2999 | irq = create_irq_nr(irq_want, node); |
54168ed7 IM |
3000 | |
3001 | if (irq == 0) | |
3002 | irq = -1; | |
3003 | ||
3004 | return irq; | |
199751d7 YL |
3005 | } |
3006 | ||
3fc471ed EB |
3007 | void destroy_irq(unsigned int irq) |
3008 | { | |
2c778651 | 3009 | struct irq_cfg *cfg = irq_get_chip_data(irq); |
3fc471ed | 3010 | unsigned long flags; |
3fc471ed | 3011 | |
fbc6bff0 | 3012 | irq_set_status_flags(irq, IRQ_NOREQUEST|IRQ_NOPROBE); |
3fc471ed | 3013 | |
7b79462a | 3014 | if (irq_remapped(cfg)) |
95a02e97 | 3015 | free_remapped_irq(irq); |
dade7716 | 3016 | raw_spin_lock_irqsave(&vector_lock, flags); |
fbc6bff0 | 3017 | __clear_irq_vector(irq, cfg); |
dade7716 | 3018 | raw_spin_unlock_irqrestore(&vector_lock, flags); |
fbc6bff0 | 3019 | free_irq_at(irq, cfg); |
3fc471ed | 3020 | } |
3fc471ed | 3021 | |
2d3fcc1c | 3022 | /* |
27b46d76 | 3023 | * MSI message composition |
2d3fcc1c EB |
3024 | */ |
3025 | #ifdef CONFIG_PCI_MSI | |
c8bc6f3c SS |
3026 | static int msi_compose_msg(struct pci_dev *pdev, unsigned int irq, |
3027 | struct msi_msg *msg, u8 hpet_id) | |
2d3fcc1c | 3028 | { |
497c9a19 YL |
3029 | struct irq_cfg *cfg; |
3030 | int err; | |
2d3fcc1c EB |
3031 | unsigned dest; |
3032 | ||
f1182638 JB |
3033 | if (disable_apic) |
3034 | return -ENXIO; | |
3035 | ||
3145e941 | 3036 | cfg = irq_cfg(irq); |
fe402e1f | 3037 | err = assign_irq_vector(irq, cfg, apic->target_cpus()); |
497c9a19 YL |
3038 | if (err) |
3039 | return err; | |
2d3fcc1c | 3040 | |
debccb3e | 3041 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus()); |
497c9a19 | 3042 | |
1a0e62a4 | 3043 | if (irq_remapped(cfg)) { |
95a02e97 | 3044 | compose_remapped_msi_msg(pdev, irq, dest, msg, hpet_id); |
5e2b930b JR |
3045 | return err; |
3046 | } | |
54168ed7 | 3047 | |
5e2b930b JR |
3048 | if (x2apic_enabled()) |
3049 | msg->address_hi = MSI_ADDR_BASE_HI | | |
3050 | MSI_ADDR_EXT_DEST_ID(dest); | |
3051 | else | |
3052 | msg->address_hi = MSI_ADDR_BASE_HI; | |
f007e99c | 3053 | |
5e2b930b JR |
3054 | msg->address_lo = |
3055 | MSI_ADDR_BASE_LO | | |
3056 | ((apic->irq_dest_mode == 0) ? | |
3057 | MSI_ADDR_DEST_MODE_PHYSICAL: | |
3058 | MSI_ADDR_DEST_MODE_LOGICAL) | | |
3059 | ((apic->irq_delivery_mode != dest_LowestPrio) ? | |
3060 | MSI_ADDR_REDIRECTION_CPU: | |
3061 | MSI_ADDR_REDIRECTION_LOWPRI) | | |
3062 | MSI_ADDR_DEST_ID(dest); | |
3063 | ||
3064 | msg->data = | |
3065 | MSI_DATA_TRIGGER_EDGE | | |
3066 | MSI_DATA_LEVEL_ASSERT | | |
3067 | ((apic->irq_delivery_mode != dest_LowestPrio) ? | |
3068 | MSI_DATA_DELIVERY_FIXED: | |
3069 | MSI_DATA_DELIVERY_LOWPRI) | | |
3070 | MSI_DATA_VECTOR(cfg->vector); | |
54168ed7 | 3071 | |
497c9a19 | 3072 | return err; |
2d3fcc1c EB |
3073 | } |
3074 | ||
3b7d1921 | 3075 | #ifdef CONFIG_SMP |
5346b2a7 TG |
3076 | static int |
3077 | msi_set_affinity(struct irq_data *data, const struct cpumask *mask, bool force) | |
2d3fcc1c | 3078 | { |
5346b2a7 | 3079 | struct irq_cfg *cfg = data->chip_data; |
3b7d1921 EB |
3080 | struct msi_msg msg; |
3081 | unsigned int dest; | |
3b7d1921 | 3082 | |
5346b2a7 | 3083 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3084 | return -1; |
2d3fcc1c | 3085 | |
5346b2a7 | 3086 | __get_cached_msi_msg(data->msi_desc, &msg); |
3b7d1921 EB |
3087 | |
3088 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
497c9a19 | 3089 | msg.data |= MSI_DATA_VECTOR(cfg->vector); |
3b7d1921 EB |
3090 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; |
3091 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3092 | ||
5346b2a7 | 3093 | __write_msi_msg(data->msi_desc, &msg); |
d5dedd45 YL |
3094 | |
3095 | return 0; | |
2d3fcc1c | 3096 | } |
3b7d1921 | 3097 | #endif /* CONFIG_SMP */ |
2d3fcc1c | 3098 | |
3b7d1921 EB |
3099 | /* |
3100 | * IRQ Chip for MSI PCI/PCI-X/PCI-Express Devices, | |
3101 | * which implement the MSI or MSI-X Capability Structure. | |
3102 | */ | |
3103 | static struct irq_chip msi_chip = { | |
5346b2a7 TG |
3104 | .name = "PCI-MSI", |
3105 | .irq_unmask = unmask_msi_irq, | |
3106 | .irq_mask = mask_msi_irq, | |
3107 | .irq_ack = ack_apic_edge, | |
3b7d1921 | 3108 | #ifdef CONFIG_SMP |
5346b2a7 | 3109 | .irq_set_affinity = msi_set_affinity, |
3b7d1921 | 3110 | #endif |
5346b2a7 | 3111 | .irq_retrigger = ioapic_retrigger_irq, |
2d3fcc1c EB |
3112 | }; |
3113 | ||
3145e941 | 3114 | static int setup_msi_irq(struct pci_dev *dev, struct msi_desc *msidesc, int irq) |
1d025192 | 3115 | { |
c60eaf25 | 3116 | struct irq_chip *chip = &msi_chip; |
1d025192 | 3117 | struct msi_msg msg; |
60c69948 | 3118 | int ret; |
1d025192 | 3119 | |
c8bc6f3c | 3120 | ret = msi_compose_msg(dev, irq, &msg, -1); |
1d025192 YL |
3121 | if (ret < 0) |
3122 | return ret; | |
3123 | ||
2c778651 | 3124 | irq_set_msi_desc(irq, msidesc); |
1d025192 YL |
3125 | write_msi_msg(irq, &msg); |
3126 | ||
2c778651 | 3127 | if (irq_remapped(irq_get_chip_data(irq))) { |
60c69948 | 3128 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); |
c39d77ff | 3129 | irq_remap_modify_chip_defaults(chip); |
c60eaf25 TG |
3130 | } |
3131 | ||
3132 | irq_set_chip_and_handler_name(irq, chip, handle_edge_irq, "edge"); | |
1d025192 | 3133 | |
c81bba49 YL |
3134 | dev_printk(KERN_DEBUG, &dev->dev, "irq %d for MSI/MSI-X\n", irq); |
3135 | ||
1d025192 YL |
3136 | return 0; |
3137 | } | |
3138 | ||
294ee6f8 | 3139 | int native_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) |
047c8fdb | 3140 | { |
60c69948 TG |
3141 | int node, ret, sub_handle, index = 0; |
3142 | unsigned int irq, irq_want; | |
0b8f1efa | 3143 | struct msi_desc *msidesc; |
54168ed7 | 3144 | |
1c8d7b0a MW |
3145 | /* x86 doesn't support multiple MSI yet */ |
3146 | if (type == PCI_CAP_ID_MSI && nvec > 1) | |
3147 | return 1; | |
3148 | ||
d047f53a | 3149 | node = dev_to_node(&dev->dev); |
be5d5350 | 3150 | irq_want = nr_irqs_gsi; |
54168ed7 | 3151 | sub_handle = 0; |
0b8f1efa | 3152 | list_for_each_entry(msidesc, &dev->msi_list, list) { |
d047f53a | 3153 | irq = create_irq_nr(irq_want, node); |
54168ed7 IM |
3154 | if (irq == 0) |
3155 | return -1; | |
f1ee5548 | 3156 | irq_want = irq + 1; |
95a02e97 | 3157 | if (!irq_remapping_enabled) |
54168ed7 IM |
3158 | goto no_ir; |
3159 | ||
3160 | if (!sub_handle) { | |
3161 | /* | |
3162 | * allocate the consecutive block of IRTE's | |
3163 | * for 'nvec' | |
3164 | */ | |
95a02e97 | 3165 | index = msi_alloc_remapped_irq(dev, irq, nvec); |
54168ed7 IM |
3166 | if (index < 0) { |
3167 | ret = index; | |
3168 | goto error; | |
3169 | } | |
3170 | } else { | |
95a02e97 SS |
3171 | ret = msi_setup_remapped_irq(dev, irq, index, |
3172 | sub_handle); | |
5e2b930b | 3173 | if (ret < 0) |
54168ed7 | 3174 | goto error; |
54168ed7 IM |
3175 | } |
3176 | no_ir: | |
0b8f1efa | 3177 | ret = setup_msi_irq(dev, msidesc, irq); |
54168ed7 IM |
3178 | if (ret < 0) |
3179 | goto error; | |
3180 | sub_handle++; | |
3181 | } | |
3182 | return 0; | |
047c8fdb YL |
3183 | |
3184 | error: | |
54168ed7 IM |
3185 | destroy_irq(irq); |
3186 | return ret; | |
047c8fdb YL |
3187 | } |
3188 | ||
294ee6f8 | 3189 | void native_teardown_msi_irq(unsigned int irq) |
3b7d1921 | 3190 | { |
f7feaca7 | 3191 | destroy_irq(irq); |
3b7d1921 EB |
3192 | } |
3193 | ||
d3f13810 | 3194 | #ifdef CONFIG_DMAR_TABLE |
54168ed7 | 3195 | #ifdef CONFIG_SMP |
fe52b2d2 TG |
3196 | static int |
3197 | dmar_msi_set_affinity(struct irq_data *data, const struct cpumask *mask, | |
3198 | bool force) | |
54168ed7 | 3199 | { |
fe52b2d2 TG |
3200 | struct irq_cfg *cfg = data->chip_data; |
3201 | unsigned int dest, irq = data->irq; | |
54168ed7 | 3202 | struct msi_msg msg; |
54168ed7 | 3203 | |
fe52b2d2 | 3204 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3205 | return -1; |
54168ed7 | 3206 | |
54168ed7 IM |
3207 | dmar_msi_read(irq, &msg); |
3208 | ||
3209 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
3210 | msg.data |= MSI_DATA_VECTOR(cfg->vector); | |
3211 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; | |
3212 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
086e8ced | 3213 | msg.address_hi = MSI_ADDR_BASE_HI | MSI_ADDR_EXT_DEST_ID(dest); |
54168ed7 IM |
3214 | |
3215 | dmar_msi_write(irq, &msg); | |
d5dedd45 YL |
3216 | |
3217 | return 0; | |
54168ed7 | 3218 | } |
3145e941 | 3219 | |
54168ed7 IM |
3220 | #endif /* CONFIG_SMP */ |
3221 | ||
8f7007aa | 3222 | static struct irq_chip dmar_msi_type = { |
fe52b2d2 TG |
3223 | .name = "DMAR_MSI", |
3224 | .irq_unmask = dmar_msi_unmask, | |
3225 | .irq_mask = dmar_msi_mask, | |
3226 | .irq_ack = ack_apic_edge, | |
54168ed7 | 3227 | #ifdef CONFIG_SMP |
fe52b2d2 | 3228 | .irq_set_affinity = dmar_msi_set_affinity, |
54168ed7 | 3229 | #endif |
fe52b2d2 | 3230 | .irq_retrigger = ioapic_retrigger_irq, |
54168ed7 IM |
3231 | }; |
3232 | ||
3233 | int arch_setup_dmar_msi(unsigned int irq) | |
3234 | { | |
3235 | int ret; | |
3236 | struct msi_msg msg; | |
2d3fcc1c | 3237 | |
c8bc6f3c | 3238 | ret = msi_compose_msg(NULL, irq, &msg, -1); |
54168ed7 IM |
3239 | if (ret < 0) |
3240 | return ret; | |
3241 | dmar_msi_write(irq, &msg); | |
2c778651 TG |
3242 | irq_set_chip_and_handler_name(irq, &dmar_msi_type, handle_edge_irq, |
3243 | "edge"); | |
54168ed7 IM |
3244 | return 0; |
3245 | } | |
3246 | #endif | |
3247 | ||
58ac1e76 | 3248 | #ifdef CONFIG_HPET_TIMER |
3249 | ||
3250 | #ifdef CONFIG_SMP | |
d0fbca8f TG |
3251 | static int hpet_msi_set_affinity(struct irq_data *data, |
3252 | const struct cpumask *mask, bool force) | |
58ac1e76 | 3253 | { |
d0fbca8f | 3254 | struct irq_cfg *cfg = data->chip_data; |
58ac1e76 | 3255 | struct msi_msg msg; |
3256 | unsigned int dest; | |
58ac1e76 | 3257 | |
0e09ddf2 | 3258 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3259 | return -1; |
58ac1e76 | 3260 | |
d0fbca8f | 3261 | hpet_msi_read(data->handler_data, &msg); |
58ac1e76 | 3262 | |
3263 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
3264 | msg.data |= MSI_DATA_VECTOR(cfg->vector); | |
3265 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; | |
3266 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3267 | ||
d0fbca8f | 3268 | hpet_msi_write(data->handler_data, &msg); |
d5dedd45 YL |
3269 | |
3270 | return 0; | |
58ac1e76 | 3271 | } |
3145e941 | 3272 | |
58ac1e76 | 3273 | #endif /* CONFIG_SMP */ |
3274 | ||
1cc18521 | 3275 | static struct irq_chip hpet_msi_type = { |
58ac1e76 | 3276 | .name = "HPET_MSI", |
d0fbca8f TG |
3277 | .irq_unmask = hpet_msi_unmask, |
3278 | .irq_mask = hpet_msi_mask, | |
90297c5f | 3279 | .irq_ack = ack_apic_edge, |
58ac1e76 | 3280 | #ifdef CONFIG_SMP |
d0fbca8f | 3281 | .irq_set_affinity = hpet_msi_set_affinity, |
58ac1e76 | 3282 | #endif |
90297c5f | 3283 | .irq_retrigger = ioapic_retrigger_irq, |
58ac1e76 | 3284 | }; |
3285 | ||
c8bc6f3c | 3286 | int arch_setup_hpet_msi(unsigned int irq, unsigned int id) |
58ac1e76 | 3287 | { |
c60eaf25 | 3288 | struct irq_chip *chip = &hpet_msi_type; |
58ac1e76 | 3289 | struct msi_msg msg; |
d0fbca8f | 3290 | int ret; |
58ac1e76 | 3291 | |
95a02e97 SS |
3292 | if (irq_remapping_enabled) { |
3293 | if (!setup_hpet_msi_remapped(irq, id)) | |
c8bc6f3c SS |
3294 | return -1; |
3295 | } | |
3296 | ||
3297 | ret = msi_compose_msg(NULL, irq, &msg, id); | |
58ac1e76 | 3298 | if (ret < 0) |
3299 | return ret; | |
3300 | ||
2c778651 | 3301 | hpet_msi_write(irq_get_handler_data(irq), &msg); |
60c69948 | 3302 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); |
2c778651 | 3303 | if (irq_remapped(irq_get_chip_data(irq))) |
c39d77ff | 3304 | irq_remap_modify_chip_defaults(chip); |
c81bba49 | 3305 | |
c60eaf25 | 3306 | irq_set_chip_and_handler_name(irq, chip, handle_edge_irq, "edge"); |
58ac1e76 | 3307 | return 0; |
3308 | } | |
3309 | #endif | |
3310 | ||
54168ed7 | 3311 | #endif /* CONFIG_PCI_MSI */ |
8b955b0d EB |
3312 | /* |
3313 | * Hypertransport interrupt support | |
3314 | */ | |
3315 | #ifdef CONFIG_HT_IRQ | |
3316 | ||
3317 | #ifdef CONFIG_SMP | |
3318 | ||
497c9a19 | 3319 | static void target_ht_irq(unsigned int irq, unsigned int dest, u8 vector) |
8b955b0d | 3320 | { |
ec68307c EB |
3321 | struct ht_irq_msg msg; |
3322 | fetch_ht_irq_msg(irq, &msg); | |
8b955b0d | 3323 | |
497c9a19 | 3324 | msg.address_lo &= ~(HT_IRQ_LOW_VECTOR_MASK | HT_IRQ_LOW_DEST_ID_MASK); |
ec68307c | 3325 | msg.address_hi &= ~(HT_IRQ_HIGH_DEST_ID_MASK); |
8b955b0d | 3326 | |
497c9a19 | 3327 | msg.address_lo |= HT_IRQ_LOW_VECTOR(vector) | HT_IRQ_LOW_DEST_ID(dest); |
ec68307c | 3328 | msg.address_hi |= HT_IRQ_HIGH_DEST_ID(dest); |
8b955b0d | 3329 | |
ec68307c | 3330 | write_ht_irq_msg(irq, &msg); |
8b955b0d EB |
3331 | } |
3332 | ||
be5b7bf7 TG |
3333 | static int |
3334 | ht_set_affinity(struct irq_data *data, const struct cpumask *mask, bool force) | |
8b955b0d | 3335 | { |
be5b7bf7 | 3336 | struct irq_cfg *cfg = data->chip_data; |
8b955b0d | 3337 | unsigned int dest; |
8b955b0d | 3338 | |
be5b7bf7 | 3339 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3340 | return -1; |
8b955b0d | 3341 | |
be5b7bf7 | 3342 | target_ht_irq(data->irq, dest, cfg->vector); |
d5dedd45 | 3343 | return 0; |
8b955b0d | 3344 | } |
3145e941 | 3345 | |
8b955b0d EB |
3346 | #endif |
3347 | ||
c37e108d | 3348 | static struct irq_chip ht_irq_chip = { |
be5b7bf7 TG |
3349 | .name = "PCI-HT", |
3350 | .irq_mask = mask_ht_irq, | |
3351 | .irq_unmask = unmask_ht_irq, | |
3352 | .irq_ack = ack_apic_edge, | |
8b955b0d | 3353 | #ifdef CONFIG_SMP |
be5b7bf7 | 3354 | .irq_set_affinity = ht_set_affinity, |
8b955b0d | 3355 | #endif |
be5b7bf7 | 3356 | .irq_retrigger = ioapic_retrigger_irq, |
8b955b0d EB |
3357 | }; |
3358 | ||
3359 | int arch_setup_ht_irq(unsigned int irq, struct pci_dev *dev) | |
3360 | { | |
497c9a19 YL |
3361 | struct irq_cfg *cfg; |
3362 | int err; | |
8b955b0d | 3363 | |
f1182638 JB |
3364 | if (disable_apic) |
3365 | return -ENXIO; | |
3366 | ||
3145e941 | 3367 | cfg = irq_cfg(irq); |
fe402e1f | 3368 | err = assign_irq_vector(irq, cfg, apic->target_cpus()); |
54168ed7 | 3369 | if (!err) { |
ec68307c | 3370 | struct ht_irq_msg msg; |
8b955b0d | 3371 | unsigned dest; |
8b955b0d | 3372 | |
debccb3e IM |
3373 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, |
3374 | apic->target_cpus()); | |
8b955b0d | 3375 | |
ec68307c | 3376 | msg.address_hi = HT_IRQ_HIGH_DEST_ID(dest); |
8b955b0d | 3377 | |
ec68307c EB |
3378 | msg.address_lo = |
3379 | HT_IRQ_LOW_BASE | | |
8b955b0d | 3380 | HT_IRQ_LOW_DEST_ID(dest) | |
497c9a19 | 3381 | HT_IRQ_LOW_VECTOR(cfg->vector) | |
9b5bc8dc | 3382 | ((apic->irq_dest_mode == 0) ? |
8b955b0d EB |
3383 | HT_IRQ_LOW_DM_PHYSICAL : |
3384 | HT_IRQ_LOW_DM_LOGICAL) | | |
3385 | HT_IRQ_LOW_RQEOI_EDGE | | |
9b5bc8dc | 3386 | ((apic->irq_delivery_mode != dest_LowestPrio) ? |
8b955b0d EB |
3387 | HT_IRQ_LOW_MT_FIXED : |
3388 | HT_IRQ_LOW_MT_ARBITRATED) | | |
3389 | HT_IRQ_LOW_IRQ_MASKED; | |
3390 | ||
ec68307c | 3391 | write_ht_irq_msg(irq, &msg); |
8b955b0d | 3392 | |
2c778651 | 3393 | irq_set_chip_and_handler_name(irq, &ht_irq_chip, |
a460e745 | 3394 | handle_edge_irq, "edge"); |
c81bba49 YL |
3395 | |
3396 | dev_printk(KERN_DEBUG, &dev->dev, "irq %d for HT\n", irq); | |
8b955b0d | 3397 | } |
497c9a19 | 3398 | return err; |
8b955b0d EB |
3399 | } |
3400 | #endif /* CONFIG_HT_IRQ */ | |
3401 | ||
20443598 | 3402 | static int |
ff973d04 TG |
3403 | io_apic_setup_irq_pin(unsigned int irq, int node, struct io_apic_irq_attr *attr) |
3404 | { | |
3405 | struct irq_cfg *cfg = alloc_irq_and_cfg_at(irq, node); | |
3406 | int ret; | |
3407 | ||
3408 | if (!cfg) | |
3409 | return -EINVAL; | |
3410 | ret = __add_pin_to_irq_node(cfg, node, attr->ioapic, attr->ioapic_pin); | |
3411 | if (!ret) | |
e4aff811 | 3412 | setup_ioapic_irq(irq, cfg, attr); |
ff973d04 TG |
3413 | return ret; |
3414 | } | |
3415 | ||
20443598 SAS |
3416 | int io_apic_setup_irq_pin_once(unsigned int irq, int node, |
3417 | struct io_apic_irq_attr *attr) | |
710dcda6 | 3418 | { |
6f50d45f | 3419 | unsigned int ioapic_idx = attr->ioapic, pin = attr->ioapic_pin; |
710dcda6 TG |
3420 | int ret; |
3421 | ||
3422 | /* Avoid redundant programming */ | |
6f50d45f | 3423 | if (test_bit(pin, ioapics[ioapic_idx].pin_programmed)) { |
710dcda6 | 3424 | pr_debug("Pin %d-%d already programmed\n", |
6f50d45f | 3425 | mpc_ioapic_id(ioapic_idx), pin); |
710dcda6 TG |
3426 | return 0; |
3427 | } | |
3428 | ret = io_apic_setup_irq_pin(irq, node, attr); | |
3429 | if (!ret) | |
6f50d45f | 3430 | set_bit(pin, ioapics[ioapic_idx].pin_programmed); |
710dcda6 TG |
3431 | return ret; |
3432 | } | |
3433 | ||
41098ffe | 3434 | static int __init io_apic_get_redir_entries(int ioapic) |
9d6a4d08 YL |
3435 | { |
3436 | union IO_APIC_reg_01 reg_01; | |
3437 | unsigned long flags; | |
3438 | ||
dade7716 | 3439 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
9d6a4d08 | 3440 | reg_01.raw = io_apic_read(ioapic, 1); |
dade7716 | 3441 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
9d6a4d08 | 3442 | |
4b6b19a1 EB |
3443 | /* The register returns the maximum index redir index |
3444 | * supported, which is one less than the total number of redir | |
3445 | * entries. | |
3446 | */ | |
3447 | return reg_01.bits.entries + 1; | |
9d6a4d08 YL |
3448 | } |
3449 | ||
23f9b267 | 3450 | static void __init probe_nr_irqs_gsi(void) |
9d6a4d08 | 3451 | { |
4afc51a8 | 3452 | int nr; |
be5d5350 | 3453 | |
a4384df3 | 3454 | nr = gsi_top + NR_IRQS_LEGACY; |
4afc51a8 | 3455 | if (nr > nr_irqs_gsi) |
be5d5350 | 3456 | nr_irqs_gsi = nr; |
cc6c5006 YL |
3457 | |
3458 | printk(KERN_DEBUG "nr_irqs_gsi: %d\n", nr_irqs_gsi); | |
9d6a4d08 YL |
3459 | } |
3460 | ||
7b586d71 JF |
3461 | int get_nr_irqs_gsi(void) |
3462 | { | |
3463 | return nr_irqs_gsi; | |
3464 | } | |
3465 | ||
4a046d17 YL |
3466 | int __init arch_probe_nr_irqs(void) |
3467 | { | |
3468 | int nr; | |
3469 | ||
f1ee5548 YL |
3470 | if (nr_irqs > (NR_VECTORS * nr_cpu_ids)) |
3471 | nr_irqs = NR_VECTORS * nr_cpu_ids; | |
4a046d17 | 3472 | |
f1ee5548 YL |
3473 | nr = nr_irqs_gsi + 8 * nr_cpu_ids; |
3474 | #if defined(CONFIG_PCI_MSI) || defined(CONFIG_HT_IRQ) | |
3475 | /* | |
3476 | * for MSI and HT dyn irq | |
3477 | */ | |
3478 | nr += nr_irqs_gsi * 16; | |
3479 | #endif | |
3480 | if (nr < nr_irqs) | |
4a046d17 YL |
3481 | nr_irqs = nr; |
3482 | ||
b683de2b | 3483 | return NR_IRQS_LEGACY; |
4a046d17 | 3484 | } |
4a046d17 | 3485 | |
710dcda6 TG |
3486 | int io_apic_set_pci_routing(struct device *dev, int irq, |
3487 | struct io_apic_irq_attr *irq_attr) | |
5ef21837 | 3488 | { |
5ef21837 YL |
3489 | int node; |
3490 | ||
3491 | if (!IO_APIC_IRQ(irq)) { | |
3492 | apic_printk(APIC_QUIET,KERN_ERR "IOAPIC[%d]: Invalid reference to IRQ 0\n", | |
e0799c04 | 3493 | irq_attr->ioapic); |
5ef21837 YL |
3494 | return -EINVAL; |
3495 | } | |
3496 | ||
e0799c04 | 3497 | node = dev ? dev_to_node(dev) : cpu_to_node(0); |
e5198075 | 3498 | |
710dcda6 | 3499 | return io_apic_setup_irq_pin_once(irq, node, irq_attr); |
5ef21837 YL |
3500 | } |
3501 | ||
54168ed7 | 3502 | #ifdef CONFIG_X86_32 |
41098ffe | 3503 | static int __init io_apic_get_unique_id(int ioapic, int apic_id) |
1da177e4 LT |
3504 | { |
3505 | union IO_APIC_reg_00 reg_00; | |
3506 | static physid_mask_t apic_id_map = PHYSID_MASK_NONE; | |
3507 | physid_mask_t tmp; | |
3508 | unsigned long flags; | |
3509 | int i = 0; | |
3510 | ||
3511 | /* | |
36062448 PC |
3512 | * The P4 platform supports up to 256 APIC IDs on two separate APIC |
3513 | * buses (one for LAPICs, one for IOAPICs), where predecessors only | |
1da177e4 | 3514 | * supports up to 16 on one shared APIC bus. |
36062448 | 3515 | * |
1da177e4 LT |
3516 | * TBD: Expand LAPIC/IOAPIC support on P4-class systems to take full |
3517 | * advantage of new APIC bus architecture. | |
3518 | */ | |
3519 | ||
3520 | if (physids_empty(apic_id_map)) | |
7abc0753 | 3521 | apic->ioapic_phys_id_map(&phys_cpu_present_map, &apic_id_map); |
1da177e4 | 3522 | |
dade7716 | 3523 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
1da177e4 | 3524 | reg_00.raw = io_apic_read(ioapic, 0); |
dade7716 | 3525 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
3526 | |
3527 | if (apic_id >= get_physical_broadcast()) { | |
3528 | printk(KERN_WARNING "IOAPIC[%d]: Invalid apic_id %d, trying " | |
3529 | "%d\n", ioapic, apic_id, reg_00.bits.ID); | |
3530 | apic_id = reg_00.bits.ID; | |
3531 | } | |
3532 | ||
3533 | /* | |
36062448 | 3534 | * Every APIC in a system must have a unique ID or we get lots of nice |
1da177e4 LT |
3535 | * 'stuck on smp_invalidate_needed IPI wait' messages. |
3536 | */ | |
7abc0753 | 3537 | if (apic->check_apicid_used(&apic_id_map, apic_id)) { |
1da177e4 LT |
3538 | |
3539 | for (i = 0; i < get_physical_broadcast(); i++) { | |
7abc0753 | 3540 | if (!apic->check_apicid_used(&apic_id_map, i)) |
1da177e4 LT |
3541 | break; |
3542 | } | |
3543 | ||
3544 | if (i == get_physical_broadcast()) | |
3545 | panic("Max apic_id exceeded!\n"); | |
3546 | ||
3547 | printk(KERN_WARNING "IOAPIC[%d]: apic_id %d already used, " | |
3548 | "trying %d\n", ioapic, apic_id, i); | |
3549 | ||
3550 | apic_id = i; | |
36062448 | 3551 | } |
1da177e4 | 3552 | |
7abc0753 | 3553 | apic->apicid_to_cpu_present(apic_id, &tmp); |
1da177e4 LT |
3554 | physids_or(apic_id_map, apic_id_map, tmp); |
3555 | ||
3556 | if (reg_00.bits.ID != apic_id) { | |
3557 | reg_00.bits.ID = apic_id; | |
3558 | ||
dade7716 | 3559 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
1da177e4 LT |
3560 | io_apic_write(ioapic, 0, reg_00.raw); |
3561 | reg_00.raw = io_apic_read(ioapic, 0); | |
dade7716 | 3562 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
3563 | |
3564 | /* Sanity check */ | |
6070f9ec AD |
3565 | if (reg_00.bits.ID != apic_id) { |
3566 | printk("IOAPIC[%d]: Unable to change apic_id!\n", ioapic); | |
3567 | return -1; | |
3568 | } | |
1da177e4 LT |
3569 | } |
3570 | ||
3571 | apic_printk(APIC_VERBOSE, KERN_INFO | |
3572 | "IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id); | |
3573 | ||
3574 | return apic_id; | |
3575 | } | |
41098ffe TG |
3576 | |
3577 | static u8 __init io_apic_unique_id(u8 id) | |
3578 | { | |
3579 | if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && | |
3580 | !APIC_XAPIC(apic_version[boot_cpu_physical_apicid])) | |
3581 | return io_apic_get_unique_id(nr_ioapics, id); | |
3582 | else | |
3583 | return id; | |
3584 | } | |
3585 | #else | |
3586 | static u8 __init io_apic_unique_id(u8 id) | |
3587 | { | |
3588 | int i; | |
3589 | DECLARE_BITMAP(used, 256); | |
3590 | ||
3591 | bitmap_zero(used, 256); | |
3592 | for (i = 0; i < nr_ioapics; i++) { | |
d5371430 | 3593 | __set_bit(mpc_ioapic_id(i), used); |
41098ffe TG |
3594 | } |
3595 | if (!test_bit(id, used)) | |
3596 | return id; | |
3597 | return find_first_zero_bit(used, 256); | |
3598 | } | |
58f892e0 | 3599 | #endif |
1da177e4 | 3600 | |
41098ffe | 3601 | static int __init io_apic_get_version(int ioapic) |
1da177e4 LT |
3602 | { |
3603 | union IO_APIC_reg_01 reg_01; | |
3604 | unsigned long flags; | |
3605 | ||
dade7716 | 3606 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
1da177e4 | 3607 | reg_01.raw = io_apic_read(ioapic, 1); |
dade7716 | 3608 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
3609 | |
3610 | return reg_01.bits.version; | |
3611 | } | |
3612 | ||
9a0a91bb | 3613 | int acpi_get_override_irq(u32 gsi, int *trigger, int *polarity) |
61fd47e0 | 3614 | { |
9a0a91bb | 3615 | int ioapic, pin, idx; |
61fd47e0 SL |
3616 | |
3617 | if (skip_ioapic_setup) | |
3618 | return -1; | |
3619 | ||
9a0a91bb EB |
3620 | ioapic = mp_find_ioapic(gsi); |
3621 | if (ioapic < 0) | |
61fd47e0 SL |
3622 | return -1; |
3623 | ||
9a0a91bb EB |
3624 | pin = mp_find_ioapic_pin(ioapic, gsi); |
3625 | if (pin < 0) | |
3626 | return -1; | |
3627 | ||
3628 | idx = find_irq_entry(ioapic, pin, mp_INT); | |
3629 | if (idx < 0) | |
61fd47e0 SL |
3630 | return -1; |
3631 | ||
9a0a91bb EB |
3632 | *trigger = irq_trigger(idx); |
3633 | *polarity = irq_polarity(idx); | |
61fd47e0 SL |
3634 | return 0; |
3635 | } | |
3636 | ||
497c9a19 YL |
3637 | /* |
3638 | * This function currently is only a helper for the i386 smp boot process where | |
3639 | * we need to reprogram the ioredtbls to cater for the cpus which have come online | |
fe402e1f | 3640 | * so mask in all cases should simply be apic->target_cpus() |
497c9a19 YL |
3641 | */ |
3642 | #ifdef CONFIG_SMP | |
3643 | void __init setup_ioapic_dest(void) | |
3644 | { | |
fad53995 | 3645 | int pin, ioapic, irq, irq_entry; |
22f65d31 | 3646 | const struct cpumask *mask; |
5451ddc5 | 3647 | struct irq_data *idata; |
497c9a19 YL |
3648 | |
3649 | if (skip_ioapic_setup == 1) | |
3650 | return; | |
3651 | ||
fad53995 | 3652 | for (ioapic = 0; ioapic < nr_ioapics; ioapic++) |
b69c6c3b | 3653 | for (pin = 0; pin < ioapics[ioapic].nr_registers; pin++) { |
b9c61b70 YL |
3654 | irq_entry = find_irq_entry(ioapic, pin, mp_INT); |
3655 | if (irq_entry == -1) | |
3656 | continue; | |
3657 | irq = pin_2_irq(irq_entry, ioapic, pin); | |
6c2e9403 | 3658 | |
fad53995 EB |
3659 | if ((ioapic > 0) && (irq > 16)) |
3660 | continue; | |
3661 | ||
5451ddc5 | 3662 | idata = irq_get_irq_data(irq); |
6c2e9403 | 3663 | |
b9c61b70 YL |
3664 | /* |
3665 | * Honour affinities which have been set in early boot | |
3666 | */ | |
5451ddc5 TG |
3667 | if (!irqd_can_balance(idata) || irqd_affinity_was_set(idata)) |
3668 | mask = idata->affinity; | |
b9c61b70 YL |
3669 | else |
3670 | mask = apic->target_cpus(); | |
497c9a19 | 3671 | |
95a02e97 SS |
3672 | if (irq_remapping_enabled) |
3673 | set_remapped_irq_affinity(idata, mask, false); | |
b9c61b70 | 3674 | else |
5451ddc5 | 3675 | ioapic_set_affinity(idata, mask, false); |
497c9a19 | 3676 | } |
b9c61b70 | 3677 | |
497c9a19 YL |
3678 | } |
3679 | #endif | |
3680 | ||
54168ed7 IM |
3681 | #define IOAPIC_RESOURCE_NAME_SIZE 11 |
3682 | ||
3683 | static struct resource *ioapic_resources; | |
3684 | ||
ffc43836 | 3685 | static struct resource * __init ioapic_setup_resources(int nr_ioapics) |
54168ed7 IM |
3686 | { |
3687 | unsigned long n; | |
3688 | struct resource *res; | |
3689 | char *mem; | |
3690 | int i; | |
3691 | ||
3692 | if (nr_ioapics <= 0) | |
3693 | return NULL; | |
3694 | ||
3695 | n = IOAPIC_RESOURCE_NAME_SIZE + sizeof(struct resource); | |
3696 | n *= nr_ioapics; | |
3697 | ||
3698 | mem = alloc_bootmem(n); | |
3699 | res = (void *)mem; | |
3700 | ||
ffc43836 | 3701 | mem += sizeof(struct resource) * nr_ioapics; |
54168ed7 | 3702 | |
ffc43836 CG |
3703 | for (i = 0; i < nr_ioapics; i++) { |
3704 | res[i].name = mem; | |
3705 | res[i].flags = IORESOURCE_MEM | IORESOURCE_BUSY; | |
4343fe10 | 3706 | snprintf(mem, IOAPIC_RESOURCE_NAME_SIZE, "IOAPIC %u", i); |
ffc43836 | 3707 | mem += IOAPIC_RESOURCE_NAME_SIZE; |
54168ed7 IM |
3708 | } |
3709 | ||
3710 | ioapic_resources = res; | |
3711 | ||
3712 | return res; | |
3713 | } | |
54168ed7 | 3714 | |
4a8e2a31 | 3715 | void __init native_io_apic_init_mappings(void) |
f3294a33 YL |
3716 | { |
3717 | unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0; | |
54168ed7 | 3718 | struct resource *ioapic_res; |
d6c88a50 | 3719 | int i; |
f3294a33 | 3720 | |
ffc43836 | 3721 | ioapic_res = ioapic_setup_resources(nr_ioapics); |
f3294a33 YL |
3722 | for (i = 0; i < nr_ioapics; i++) { |
3723 | if (smp_found_config) { | |
d5371430 | 3724 | ioapic_phys = mpc_ioapic_addr(i); |
54168ed7 | 3725 | #ifdef CONFIG_X86_32 |
d6c88a50 TG |
3726 | if (!ioapic_phys) { |
3727 | printk(KERN_ERR | |
3728 | "WARNING: bogus zero IO-APIC " | |
3729 | "address found in MPTABLE, " | |
3730 | "disabling IO/APIC support!\n"); | |
3731 | smp_found_config = 0; | |
3732 | skip_ioapic_setup = 1; | |
3733 | goto fake_ioapic_page; | |
3734 | } | |
54168ed7 | 3735 | #endif |
f3294a33 | 3736 | } else { |
54168ed7 | 3737 | #ifdef CONFIG_X86_32 |
f3294a33 | 3738 | fake_ioapic_page: |
54168ed7 | 3739 | #endif |
e79c65a9 | 3740 | ioapic_phys = (unsigned long)alloc_bootmem_pages(PAGE_SIZE); |
f3294a33 YL |
3741 | ioapic_phys = __pa(ioapic_phys); |
3742 | } | |
3743 | set_fixmap_nocache(idx, ioapic_phys); | |
e79c65a9 CG |
3744 | apic_printk(APIC_VERBOSE, "mapped IOAPIC to %08lx (%08lx)\n", |
3745 | __fix_to_virt(idx) + (ioapic_phys & ~PAGE_MASK), | |
3746 | ioapic_phys); | |
f3294a33 | 3747 | idx++; |
54168ed7 | 3748 | |
ffc43836 | 3749 | ioapic_res->start = ioapic_phys; |
e79c65a9 | 3750 | ioapic_res->end = ioapic_phys + IO_APIC_SLOT_SIZE - 1; |
ffc43836 | 3751 | ioapic_res++; |
f3294a33 | 3752 | } |
23f9b267 TG |
3753 | |
3754 | probe_nr_irqs_gsi(); | |
f3294a33 YL |
3755 | } |
3756 | ||
857fdc53 | 3757 | void __init ioapic_insert_resources(void) |
54168ed7 IM |
3758 | { |
3759 | int i; | |
3760 | struct resource *r = ioapic_resources; | |
3761 | ||
3762 | if (!r) { | |
857fdc53 | 3763 | if (nr_ioapics > 0) |
04c93ce4 BZ |
3764 | printk(KERN_ERR |
3765 | "IO APIC resources couldn't be allocated.\n"); | |
857fdc53 | 3766 | return; |
54168ed7 IM |
3767 | } |
3768 | ||
3769 | for (i = 0; i < nr_ioapics; i++) { | |
3770 | insert_resource(&iomem_resource, r); | |
3771 | r++; | |
3772 | } | |
54168ed7 | 3773 | } |
2a4ab640 | 3774 | |
eddb0c55 | 3775 | int mp_find_ioapic(u32 gsi) |
2a4ab640 FT |
3776 | { |
3777 | int i = 0; | |
3778 | ||
678301ec PB |
3779 | if (nr_ioapics == 0) |
3780 | return -1; | |
3781 | ||
2a4ab640 FT |
3782 | /* Find the IOAPIC that manages this GSI. */ |
3783 | for (i = 0; i < nr_ioapics; i++) { | |
c040aaeb SS |
3784 | struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(i); |
3785 | if ((gsi >= gsi_cfg->gsi_base) | |
3786 | && (gsi <= gsi_cfg->gsi_end)) | |
2a4ab640 FT |
3787 | return i; |
3788 | } | |
54168ed7 | 3789 | |
2a4ab640 FT |
3790 | printk(KERN_ERR "ERROR: Unable to locate IOAPIC for GSI %d\n", gsi); |
3791 | return -1; | |
3792 | } | |
3793 | ||
eddb0c55 | 3794 | int mp_find_ioapic_pin(int ioapic, u32 gsi) |
2a4ab640 | 3795 | { |
c040aaeb SS |
3796 | struct mp_ioapic_gsi *gsi_cfg; |
3797 | ||
2a4ab640 FT |
3798 | if (WARN_ON(ioapic == -1)) |
3799 | return -1; | |
c040aaeb SS |
3800 | |
3801 | gsi_cfg = mp_ioapic_gsi_routing(ioapic); | |
3802 | if (WARN_ON(gsi > gsi_cfg->gsi_end)) | |
2a4ab640 FT |
3803 | return -1; |
3804 | ||
c040aaeb | 3805 | return gsi - gsi_cfg->gsi_base; |
2a4ab640 FT |
3806 | } |
3807 | ||
41098ffe | 3808 | static __init int bad_ioapic(unsigned long address) |
2a4ab640 FT |
3809 | { |
3810 | if (nr_ioapics >= MAX_IO_APICS) { | |
73d63d03 SS |
3811 | pr_warn("WARNING: Max # of I/O APICs (%d) exceeded (found %d), skipping\n", |
3812 | MAX_IO_APICS, nr_ioapics); | |
2a4ab640 FT |
3813 | return 1; |
3814 | } | |
3815 | if (!address) { | |
73d63d03 | 3816 | pr_warn("WARNING: Bogus (zero) I/O APIC address found in table, skipping!\n"); |
2a4ab640 FT |
3817 | return 1; |
3818 | } | |
54168ed7 IM |
3819 | return 0; |
3820 | } | |
3821 | ||
73d63d03 SS |
3822 | static __init int bad_ioapic_register(int idx) |
3823 | { | |
3824 | union IO_APIC_reg_00 reg_00; | |
3825 | union IO_APIC_reg_01 reg_01; | |
3826 | union IO_APIC_reg_02 reg_02; | |
3827 | ||
3828 | reg_00.raw = io_apic_read(idx, 0); | |
3829 | reg_01.raw = io_apic_read(idx, 1); | |
3830 | reg_02.raw = io_apic_read(idx, 2); | |
3831 | ||
3832 | if (reg_00.raw == -1 && reg_01.raw == -1 && reg_02.raw == -1) { | |
3833 | pr_warn("I/O APIC 0x%x registers return all ones, skipping!\n", | |
3834 | mpc_ioapic_addr(idx)); | |
3835 | return 1; | |
3836 | } | |
3837 | ||
3838 | return 0; | |
3839 | } | |
3840 | ||
2a4ab640 FT |
3841 | void __init mp_register_ioapic(int id, u32 address, u32 gsi_base) |
3842 | { | |
3843 | int idx = 0; | |
7716a5c4 | 3844 | int entries; |
c040aaeb | 3845 | struct mp_ioapic_gsi *gsi_cfg; |
2a4ab640 FT |
3846 | |
3847 | if (bad_ioapic(address)) | |
3848 | return; | |
3849 | ||
3850 | idx = nr_ioapics; | |
3851 | ||
d5371430 SS |
3852 | ioapics[idx].mp_config.type = MP_IOAPIC; |
3853 | ioapics[idx].mp_config.flags = MPC_APIC_USABLE; | |
3854 | ioapics[idx].mp_config.apicaddr = address; | |
2a4ab640 FT |
3855 | |
3856 | set_fixmap_nocache(FIX_IO_APIC_BASE_0 + idx, address); | |
73d63d03 SS |
3857 | |
3858 | if (bad_ioapic_register(idx)) { | |
3859 | clear_fixmap(FIX_IO_APIC_BASE_0 + idx); | |
3860 | return; | |
3861 | } | |
3862 | ||
d5371430 SS |
3863 | ioapics[idx].mp_config.apicid = io_apic_unique_id(id); |
3864 | ioapics[idx].mp_config.apicver = io_apic_get_version(idx); | |
2a4ab640 FT |
3865 | |
3866 | /* | |
3867 | * Build basic GSI lookup table to facilitate gsi->io_apic lookups | |
3868 | * and to prevent reprogramming of IOAPIC pins (PCI GSIs). | |
3869 | */ | |
7716a5c4 | 3870 | entries = io_apic_get_redir_entries(idx); |
c040aaeb SS |
3871 | gsi_cfg = mp_ioapic_gsi_routing(idx); |
3872 | gsi_cfg->gsi_base = gsi_base; | |
3873 | gsi_cfg->gsi_end = gsi_base + entries - 1; | |
7716a5c4 EB |
3874 | |
3875 | /* | |
3876 | * The number of IO-APIC IRQ registers (== #pins): | |
3877 | */ | |
b69c6c3b | 3878 | ioapics[idx].nr_registers = entries; |
2a4ab640 | 3879 | |
c040aaeb SS |
3880 | if (gsi_cfg->gsi_end >= gsi_top) |
3881 | gsi_top = gsi_cfg->gsi_end + 1; | |
2a4ab640 | 3882 | |
73d63d03 SS |
3883 | pr_info("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, GSI %d-%d\n", |
3884 | idx, mpc_ioapic_id(idx), | |
3885 | mpc_ioapic_ver(idx), mpc_ioapic_addr(idx), | |
3886 | gsi_cfg->gsi_base, gsi_cfg->gsi_end); | |
2a4ab640 FT |
3887 | |
3888 | nr_ioapics++; | |
3889 | } | |
05ddafb1 JP |
3890 | |
3891 | /* Enable IOAPIC early just for system timer */ | |
3892 | void __init pre_init_apic_IRQ0(void) | |
3893 | { | |
f880ec78 | 3894 | struct io_apic_irq_attr attr = { 0, 0, 0, 0 }; |
05ddafb1 JP |
3895 | |
3896 | printk(KERN_INFO "Early APIC setup for system timer0\n"); | |
3897 | #ifndef CONFIG_SMP | |
cb2ded37 YL |
3898 | physid_set_mask_of_physid(boot_cpu_physical_apicid, |
3899 | &phys_cpu_present_map); | |
05ddafb1 | 3900 | #endif |
05ddafb1 JP |
3901 | setup_local_APIC(); |
3902 | ||
f880ec78 | 3903 | io_apic_setup_irq_pin(0, 0, &attr); |
2c778651 TG |
3904 | irq_set_chip_and_handler_name(0, &ioapic_chip, handle_edge_irq, |
3905 | "edge"); | |
05ddafb1 | 3906 | } |