Commit | Line | Data |
---|---|---|
5516b540 KG |
1 | /* |
2 | * Contains common pci routines for ALL ppc platform | |
cf1d8a8a KG |
3 | * (based on pci_32.c and pci_64.c) |
4 | * | |
5 | * Port for PPC64 David Engebretsen, IBM Corp. | |
6 | * Contains common pci routines for ppc64 platform, pSeries and iSeries brands. | |
7 | * | |
8 | * Copyright (C) 2003 Anton Blanchard <anton@au.ibm.com>, IBM | |
9 | * Rework, based on alpha PCI code. | |
10 | * | |
11 | * Common pmac/prep/chrp pci routines. -- Cort | |
5516b540 KG |
12 | * |
13 | * This program is free software; you can redistribute it and/or | |
14 | * modify it under the terms of the GNU General Public License | |
15 | * as published by the Free Software Foundation; either version | |
16 | * 2 of the License, or (at your option) any later version. | |
17 | */ | |
18 | ||
5516b540 KG |
19 | #include <linux/kernel.h> |
20 | #include <linux/pci.h> | |
21 | #include <linux/string.h> | |
22 | #include <linux/init.h> | |
23 | #include <linux/bootmem.h> | |
24 | #include <linux/mm.h> | |
25 | #include <linux/list.h> | |
26 | #include <linux/syscalls.h> | |
27 | #include <linux/irq.h> | |
28 | #include <linux/vmalloc.h> | |
29 | ||
30 | #include <asm/processor.h> | |
31 | #include <asm/io.h> | |
32 | #include <asm/prom.h> | |
33 | #include <asm/pci-bridge.h> | |
34 | #include <asm/byteorder.h> | |
35 | #include <asm/machdep.h> | |
36 | #include <asm/ppc-pci.h> | |
37 | #include <asm/firmware.h> | |
8b8da358 | 38 | #include <asm/eeh.h> |
5516b540 | 39 | |
a4c9e328 KG |
40 | static DEFINE_SPINLOCK(hose_spinlock); |
41 | ||
42 | /* XXX kill that some day ... */ | |
ebfc00f7 | 43 | static int global_phb_number; /* Global phb counter */ |
a4c9e328 | 44 | |
25e81f92 BH |
45 | /* ISA Memory physical address */ |
46 | resource_size_t isa_mem_base; | |
47 | ||
1fd0f525 BH |
48 | /* Default PCI flags is 0 on ppc32, modified at boot on ppc64 */ |
49 | unsigned int ppc_pci_flags = 0; | |
50 | ||
a4c9e328 | 51 | |
4fc665b8 BB |
52 | static struct dma_mapping_ops *pci_dma_ops; |
53 | ||
54 | void set_pci_dma_ops(struct dma_mapping_ops *dma_ops) | |
55 | { | |
56 | pci_dma_ops = dma_ops; | |
57 | } | |
58 | ||
59 | struct dma_mapping_ops *get_pci_dma_ops(void) | |
60 | { | |
61 | return pci_dma_ops; | |
62 | } | |
63 | EXPORT_SYMBOL(get_pci_dma_ops); | |
64 | ||
65 | int pci_set_dma_mask(struct pci_dev *dev, u64 mask) | |
66 | { | |
67 | return dma_set_mask(&dev->dev, mask); | |
68 | } | |
69 | ||
70 | int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask) | |
71 | { | |
72 | int rc; | |
73 | ||
74 | rc = dma_set_mask(&dev->dev, mask); | |
75 | dev->dev.coherent_dma_mask = dev->dma_mask; | |
76 | ||
77 | return rc; | |
78 | } | |
79 | ||
e60516e3 | 80 | struct pci_controller *pcibios_alloc_controller(struct device_node *dev) |
a4c9e328 KG |
81 | { |
82 | struct pci_controller *phb; | |
83 | ||
e60516e3 | 84 | phb = zalloc_maybe_bootmem(sizeof(struct pci_controller), GFP_KERNEL); |
a4c9e328 KG |
85 | if (phb == NULL) |
86 | return NULL; | |
e60516e3 SR |
87 | spin_lock(&hose_spinlock); |
88 | phb->global_number = global_phb_number++; | |
89 | list_add_tail(&phb->list_node, &hose_list); | |
90 | spin_unlock(&hose_spinlock); | |
44ef3390 | 91 | phb->dn = dev; |
a4c9e328 KG |
92 | phb->is_dynamic = mem_init_done; |
93 | #ifdef CONFIG_PPC64 | |
94 | if (dev) { | |
95 | int nid = of_node_to_nid(dev); | |
96 | ||
97 | if (nid < 0 || !node_online(nid)) | |
98 | nid = -1; | |
99 | ||
100 | PHB_SET_NODE(phb, nid); | |
101 | } | |
102 | #endif | |
103 | return phb; | |
104 | } | |
105 | ||
106 | void pcibios_free_controller(struct pci_controller *phb) | |
107 | { | |
108 | spin_lock(&hose_spinlock); | |
109 | list_del(&phb->list_node); | |
110 | spin_unlock(&hose_spinlock); | |
111 | ||
112 | if (phb->is_dynamic) | |
113 | kfree(phb); | |
114 | } | |
115 | ||
6dfbde20 BH |
116 | int pcibios_vaddr_is_ioport(void __iomem *address) |
117 | { | |
118 | int ret = 0; | |
119 | struct pci_controller *hose; | |
120 | unsigned long size; | |
121 | ||
122 | spin_lock(&hose_spinlock); | |
123 | list_for_each_entry(hose, &hose_list, list_node) { | |
124 | #ifdef CONFIG_PPC64 | |
125 | size = hose->pci_io_size; | |
126 | #else | |
127 | size = hose->io_resource.end - hose->io_resource.start + 1; | |
128 | #endif | |
129 | if (address >= hose->io_base_virt && | |
130 | address < (hose->io_base_virt + size)) { | |
131 | ret = 1; | |
132 | break; | |
133 | } | |
134 | } | |
135 | spin_unlock(&hose_spinlock); | |
136 | return ret; | |
137 | } | |
138 | ||
5516b540 KG |
139 | /* |
140 | * Return the domain number for this bus. | |
141 | */ | |
142 | int pci_domain_nr(struct pci_bus *bus) | |
143 | { | |
6207e816 | 144 | struct pci_controller *hose = pci_bus_to_host(bus); |
5516b540 | 145 | |
6207e816 | 146 | return hose->global_number; |
5516b540 | 147 | } |
5516b540 | 148 | EXPORT_SYMBOL(pci_domain_nr); |
58083dad KG |
149 | |
150 | #ifdef CONFIG_PPC_OF | |
a4c9e328 KG |
151 | |
152 | /* This routine is meant to be used early during boot, when the | |
153 | * PCI bus numbers have not yet been assigned, and you need to | |
154 | * issue PCI config cycles to an OF device. | |
155 | * It could also be used to "fix" RTAS config cycles if you want | |
156 | * to set pci_assign_all_buses to 1 and still use RTAS for PCI | |
157 | * config cycles. | |
158 | */ | |
159 | struct pci_controller* pci_find_hose_for_OF_device(struct device_node* node) | |
160 | { | |
a4c9e328 KG |
161 | while(node) { |
162 | struct pci_controller *hose, *tmp; | |
163 | list_for_each_entry_safe(hose, tmp, &hose_list, list_node) | |
44ef3390 | 164 | if (hose->dn == node) |
a4c9e328 KG |
165 | return hose; |
166 | node = node->parent; | |
167 | } | |
168 | return NULL; | |
169 | } | |
170 | ||
58083dad KG |
171 | static ssize_t pci_show_devspec(struct device *dev, |
172 | struct device_attribute *attr, char *buf) | |
173 | { | |
174 | struct pci_dev *pdev; | |
175 | struct device_node *np; | |
176 | ||
177 | pdev = to_pci_dev (dev); | |
178 | np = pci_device_to_OF_node(pdev); | |
179 | if (np == NULL || np->full_name == NULL) | |
180 | return 0; | |
181 | return sprintf(buf, "%s", np->full_name); | |
182 | } | |
183 | static DEVICE_ATTR(devspec, S_IRUGO, pci_show_devspec, NULL); | |
184 | #endif /* CONFIG_PPC_OF */ | |
185 | ||
186 | /* Add sysfs properties */ | |
4f3731da | 187 | int pcibios_add_platform_entries(struct pci_dev *pdev) |
58083dad KG |
188 | { |
189 | #ifdef CONFIG_PPC_OF | |
4f3731da TB |
190 | return device_create_file(&pdev->dev, &dev_attr_devspec); |
191 | #else | |
192 | return 0; | |
58083dad | 193 | #endif /* CONFIG_PPC_OF */ |
4f3731da | 194 | |
58083dad KG |
195 | } |
196 | ||
a2b7390a | 197 | char __devinit *pcibios_setup(char *str) |
58083dad KG |
198 | { |
199 | return str; | |
200 | } | |
201 | ||
202 | /* | |
203 | * Reads the interrupt pin to determine if interrupt is use by card. | |
204 | * If the interrupt is used, then gets the interrupt line from the | |
205 | * openfirmware and sets it in the pci_dev and pci_config line. | |
206 | */ | |
207 | int pci_read_irq_line(struct pci_dev *pci_dev) | |
208 | { | |
209 | struct of_irq oirq; | |
210 | unsigned int virq; | |
211 | ||
50c9bc2f BH |
212 | /* The current device-tree that iSeries generates from the HV |
213 | * PCI informations doesn't contain proper interrupt routing, | |
214 | * and all the fallback would do is print out crap, so we | |
215 | * don't attempt to resolve the interrupts here at all, some | |
216 | * iSeries specific fixup does it. | |
217 | * | |
218 | * In the long run, we will hopefully fix the generated device-tree | |
219 | * instead. | |
220 | */ | |
221 | #ifdef CONFIG_PPC_ISERIES | |
222 | if (firmware_has_feature(FW_FEATURE_ISERIES)) | |
223 | return -1; | |
224 | #endif | |
225 | ||
b0494bc8 | 226 | pr_debug("PCI: Try to map irq for %s...\n", pci_name(pci_dev)); |
58083dad KG |
227 | |
228 | #ifdef DEBUG | |
229 | memset(&oirq, 0xff, sizeof(oirq)); | |
230 | #endif | |
231 | /* Try to get a mapping from the device-tree */ | |
232 | if (of_irq_map_pci(pci_dev, &oirq)) { | |
233 | u8 line, pin; | |
234 | ||
235 | /* If that fails, lets fallback to what is in the config | |
236 | * space and map that through the default controller. We | |
237 | * also set the type to level low since that's what PCI | |
238 | * interrupts are. If your platform does differently, then | |
239 | * either provide a proper interrupt tree or don't use this | |
240 | * function. | |
241 | */ | |
242 | if (pci_read_config_byte(pci_dev, PCI_INTERRUPT_PIN, &pin)) | |
243 | return -1; | |
244 | if (pin == 0) | |
245 | return -1; | |
246 | if (pci_read_config_byte(pci_dev, PCI_INTERRUPT_LINE, &line) || | |
54a24cbb | 247 | line == 0xff || line == 0) { |
58083dad KG |
248 | return -1; |
249 | } | |
b0494bc8 BH |
250 | pr_debug(" No map ! Using line %d (pin %d) from PCI config\n", |
251 | line, pin); | |
58083dad KG |
252 | |
253 | virq = irq_create_mapping(NULL, line); | |
254 | if (virq != NO_IRQ) | |
255 | set_irq_type(virq, IRQ_TYPE_LEVEL_LOW); | |
256 | } else { | |
b0494bc8 BH |
257 | pr_debug(" Got one, spec %d cells (0x%08x 0x%08x...) on %s\n", |
258 | oirq.size, oirq.specifier[0], oirq.specifier[1], | |
59b608c2 BH |
259 | oirq.controller ? oirq.controller->full_name : |
260 | "<default>"); | |
58083dad KG |
261 | |
262 | virq = irq_create_of_mapping(oirq.controller, oirq.specifier, | |
263 | oirq.size); | |
264 | } | |
265 | if(virq == NO_IRQ) { | |
b0494bc8 | 266 | pr_debug(" Failed to map !\n"); |
58083dad KG |
267 | return -1; |
268 | } | |
269 | ||
b0494bc8 | 270 | pr_debug(" Mapped to linux irq %d\n", virq); |
58083dad KG |
271 | |
272 | pci_dev->irq = virq; | |
273 | ||
274 | return 0; | |
275 | } | |
276 | EXPORT_SYMBOL(pci_read_irq_line); | |
277 | ||
278 | /* | |
279 | * Platform support for /proc/bus/pci/X/Y mmap()s, | |
280 | * modelled on the sparc64 implementation by Dave Miller. | |
281 | * -- paulus. | |
282 | */ | |
283 | ||
284 | /* | |
285 | * Adjust vm_pgoff of VMA such that it is the physical page offset | |
286 | * corresponding to the 32-bit pci bus offset for DEV requested by the user. | |
287 | * | |
288 | * Basically, the user finds the base address for his device which he wishes | |
289 | * to mmap. They read the 32-bit value from the config space base register, | |
290 | * add whatever PAGE_SIZE multiple offset they wish, and feed this into the | |
291 | * offset parameter of mmap on /proc/bus/pci/XXX for that device. | |
292 | * | |
293 | * Returns negative error code on failure, zero on success. | |
294 | */ | |
295 | static struct resource *__pci_mmap_make_offset(struct pci_dev *dev, | |
296 | resource_size_t *offset, | |
297 | enum pci_mmap_state mmap_state) | |
298 | { | |
299 | struct pci_controller *hose = pci_bus_to_host(dev->bus); | |
300 | unsigned long io_offset = 0; | |
301 | int i, res_bit; | |
302 | ||
303 | if (hose == 0) | |
304 | return NULL; /* should never happen */ | |
305 | ||
306 | /* If memory, add on the PCI bridge address offset */ | |
307 | if (mmap_state == pci_mmap_mem) { | |
308 | #if 0 /* See comment in pci_resource_to_user() for why this is disabled */ | |
309 | *offset += hose->pci_mem_offset; | |
310 | #endif | |
311 | res_bit = IORESOURCE_MEM; | |
312 | } else { | |
313 | io_offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
314 | *offset += io_offset; | |
315 | res_bit = IORESOURCE_IO; | |
316 | } | |
317 | ||
318 | /* | |
319 | * Check that the offset requested corresponds to one of the | |
320 | * resources of the device. | |
321 | */ | |
322 | for (i = 0; i <= PCI_ROM_RESOURCE; i++) { | |
323 | struct resource *rp = &dev->resource[i]; | |
324 | int flags = rp->flags; | |
325 | ||
326 | /* treat ROM as memory (should be already) */ | |
327 | if (i == PCI_ROM_RESOURCE) | |
328 | flags |= IORESOURCE_MEM; | |
329 | ||
330 | /* Active and same type? */ | |
331 | if ((flags & res_bit) == 0) | |
332 | continue; | |
333 | ||
334 | /* In the range of this resource? */ | |
335 | if (*offset < (rp->start & PAGE_MASK) || *offset > rp->end) | |
336 | continue; | |
337 | ||
338 | /* found it! construct the final physical address */ | |
339 | if (mmap_state == pci_mmap_io) | |
340 | *offset += hose->io_base_phys - io_offset; | |
341 | return rp; | |
342 | } | |
343 | ||
344 | return NULL; | |
345 | } | |
346 | ||
347 | /* | |
348 | * Set vm_page_prot of VMA, as appropriate for this architecture, for a pci | |
349 | * device mapping. | |
350 | */ | |
351 | static pgprot_t __pci_mmap_set_pgprot(struct pci_dev *dev, struct resource *rp, | |
352 | pgprot_t protection, | |
353 | enum pci_mmap_state mmap_state, | |
354 | int write_combine) | |
355 | { | |
356 | unsigned long prot = pgprot_val(protection); | |
357 | ||
358 | /* Write combine is always 0 on non-memory space mappings. On | |
359 | * memory space, if the user didn't pass 1, we check for a | |
360 | * "prefetchable" resource. This is a bit hackish, but we use | |
361 | * this to workaround the inability of /sysfs to provide a write | |
362 | * combine bit | |
363 | */ | |
364 | if (mmap_state != pci_mmap_mem) | |
365 | write_combine = 0; | |
366 | else if (write_combine == 0) { | |
367 | if (rp->flags & IORESOURCE_PREFETCH) | |
368 | write_combine = 1; | |
369 | } | |
370 | ||
371 | /* XXX would be nice to have a way to ask for write-through */ | |
58083dad | 372 | if (write_combine) |
64b3d0e8 | 373 | return pgprot_noncached_wc(prot); |
58083dad | 374 | else |
64b3d0e8 | 375 | return pgprot_noncached(prot); |
58083dad KG |
376 | } |
377 | ||
378 | /* | |
379 | * This one is used by /dev/mem and fbdev who have no clue about the | |
380 | * PCI device, it tries to find the PCI device first and calls the | |
381 | * above routine | |
382 | */ | |
383 | pgprot_t pci_phys_mem_access_prot(struct file *file, | |
384 | unsigned long pfn, | |
385 | unsigned long size, | |
64b3d0e8 | 386 | pgprot_t prot) |
58083dad KG |
387 | { |
388 | struct pci_dev *pdev = NULL; | |
389 | struct resource *found = NULL; | |
7c12d906 | 390 | resource_size_t offset = ((resource_size_t)pfn) << PAGE_SHIFT; |
58083dad KG |
391 | int i; |
392 | ||
393 | if (page_is_ram(pfn)) | |
64b3d0e8 | 394 | return prot; |
58083dad | 395 | |
64b3d0e8 | 396 | prot = pgprot_noncached(prot); |
58083dad KG |
397 | for_each_pci_dev(pdev) { |
398 | for (i = 0; i <= PCI_ROM_RESOURCE; i++) { | |
399 | struct resource *rp = &pdev->resource[i]; | |
400 | int flags = rp->flags; | |
401 | ||
402 | /* Active and same type? */ | |
403 | if ((flags & IORESOURCE_MEM) == 0) | |
404 | continue; | |
405 | /* In the range of this resource? */ | |
406 | if (offset < (rp->start & PAGE_MASK) || | |
407 | offset > rp->end) | |
408 | continue; | |
409 | found = rp; | |
410 | break; | |
411 | } | |
412 | if (found) | |
413 | break; | |
414 | } | |
415 | if (found) { | |
416 | if (found->flags & IORESOURCE_PREFETCH) | |
64b3d0e8 | 417 | prot = pgprot_noncached_wc(prot); |
58083dad KG |
418 | pci_dev_put(pdev); |
419 | } | |
420 | ||
b0494bc8 | 421 | pr_debug("PCI: Non-PCI map for %llx, prot: %lx\n", |
64b3d0e8 | 422 | (unsigned long long)offset, pgprot_val(prot)); |
58083dad | 423 | |
64b3d0e8 | 424 | return prot; |
58083dad KG |
425 | } |
426 | ||
427 | ||
428 | /* | |
429 | * Perform the actual remap of the pages for a PCI device mapping, as | |
430 | * appropriate for this architecture. The region in the process to map | |
431 | * is described by vm_start and vm_end members of VMA, the base physical | |
432 | * address is found in vm_pgoff. | |
433 | * The pci device structure is provided so that architectures may make mapping | |
434 | * decisions on a per-device or per-bus basis. | |
435 | * | |
436 | * Returns a negative error code on failure, zero on success. | |
437 | */ | |
438 | int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma, | |
439 | enum pci_mmap_state mmap_state, int write_combine) | |
440 | { | |
7c12d906 BH |
441 | resource_size_t offset = |
442 | ((resource_size_t)vma->vm_pgoff) << PAGE_SHIFT; | |
58083dad KG |
443 | struct resource *rp; |
444 | int ret; | |
445 | ||
446 | rp = __pci_mmap_make_offset(dev, &offset, mmap_state); | |
447 | if (rp == NULL) | |
448 | return -EINVAL; | |
449 | ||
450 | vma->vm_pgoff = offset >> PAGE_SHIFT; | |
451 | vma->vm_page_prot = __pci_mmap_set_pgprot(dev, rp, | |
452 | vma->vm_page_prot, | |
453 | mmap_state, write_combine); | |
454 | ||
455 | ret = remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff, | |
456 | vma->vm_end - vma->vm_start, vma->vm_page_prot); | |
457 | ||
458 | return ret; | |
459 | } | |
460 | ||
e9f82cb7 BH |
461 | /* This provides legacy IO read access on a bus */ |
462 | int pci_legacy_read(struct pci_bus *bus, loff_t port, u32 *val, size_t size) | |
463 | { | |
464 | unsigned long offset; | |
465 | struct pci_controller *hose = pci_bus_to_host(bus); | |
466 | struct resource *rp = &hose->io_resource; | |
467 | void __iomem *addr; | |
468 | ||
469 | /* Check if port can be supported by that bus. We only check | |
470 | * the ranges of the PHB though, not the bus itself as the rules | |
471 | * for forwarding legacy cycles down bridges are not our problem | |
472 | * here. So if the host bridge supports it, we do it. | |
473 | */ | |
474 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
475 | offset += port; | |
476 | ||
477 | if (!(rp->flags & IORESOURCE_IO)) | |
478 | return -ENXIO; | |
479 | if (offset < rp->start || (offset + size) > rp->end) | |
480 | return -ENXIO; | |
481 | addr = hose->io_base_virt + port; | |
482 | ||
483 | switch(size) { | |
484 | case 1: | |
485 | *((u8 *)val) = in_8(addr); | |
486 | return 1; | |
487 | case 2: | |
488 | if (port & 1) | |
489 | return -EINVAL; | |
490 | *((u16 *)val) = in_le16(addr); | |
491 | return 2; | |
492 | case 4: | |
493 | if (port & 3) | |
494 | return -EINVAL; | |
495 | *((u32 *)val) = in_le32(addr); | |
496 | return 4; | |
497 | } | |
498 | return -EINVAL; | |
499 | } | |
500 | ||
501 | /* This provides legacy IO write access on a bus */ | |
502 | int pci_legacy_write(struct pci_bus *bus, loff_t port, u32 val, size_t size) | |
503 | { | |
504 | unsigned long offset; | |
505 | struct pci_controller *hose = pci_bus_to_host(bus); | |
506 | struct resource *rp = &hose->io_resource; | |
507 | void __iomem *addr; | |
508 | ||
509 | /* Check if port can be supported by that bus. We only check | |
510 | * the ranges of the PHB though, not the bus itself as the rules | |
511 | * for forwarding legacy cycles down bridges are not our problem | |
512 | * here. So if the host bridge supports it, we do it. | |
513 | */ | |
514 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
515 | offset += port; | |
516 | ||
517 | if (!(rp->flags & IORESOURCE_IO)) | |
518 | return -ENXIO; | |
519 | if (offset < rp->start || (offset + size) > rp->end) | |
520 | return -ENXIO; | |
521 | addr = hose->io_base_virt + port; | |
522 | ||
523 | /* WARNING: The generic code is idiotic. It gets passed a pointer | |
524 | * to what can be a 1, 2 or 4 byte quantity and always reads that | |
525 | * as a u32, which means that we have to correct the location of | |
526 | * the data read within those 32 bits for size 1 and 2 | |
527 | */ | |
528 | switch(size) { | |
529 | case 1: | |
530 | out_8(addr, val >> 24); | |
531 | return 1; | |
532 | case 2: | |
533 | if (port & 1) | |
534 | return -EINVAL; | |
535 | out_le16(addr, val >> 16); | |
536 | return 2; | |
537 | case 4: | |
538 | if (port & 3) | |
539 | return -EINVAL; | |
540 | out_le32(addr, val); | |
541 | return 4; | |
542 | } | |
543 | return -EINVAL; | |
544 | } | |
545 | ||
546 | /* This provides legacy IO or memory mmap access on a bus */ | |
547 | int pci_mmap_legacy_page_range(struct pci_bus *bus, | |
548 | struct vm_area_struct *vma, | |
549 | enum pci_mmap_state mmap_state) | |
550 | { | |
551 | struct pci_controller *hose = pci_bus_to_host(bus); | |
552 | resource_size_t offset = | |
553 | ((resource_size_t)vma->vm_pgoff) << PAGE_SHIFT; | |
554 | resource_size_t size = vma->vm_end - vma->vm_start; | |
555 | struct resource *rp; | |
556 | ||
557 | pr_debug("pci_mmap_legacy_page_range(%04x:%02x, %s @%llx..%llx)\n", | |
558 | pci_domain_nr(bus), bus->number, | |
559 | mmap_state == pci_mmap_mem ? "MEM" : "IO", | |
560 | (unsigned long long)offset, | |
561 | (unsigned long long)(offset + size - 1)); | |
562 | ||
563 | if (mmap_state == pci_mmap_mem) { | |
564 | if ((offset + size) > hose->isa_mem_size) | |
565 | return -ENXIO; | |
566 | offset += hose->isa_mem_phys; | |
567 | } else { | |
568 | unsigned long io_offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
569 | unsigned long roffset = offset + io_offset; | |
570 | rp = &hose->io_resource; | |
571 | if (!(rp->flags & IORESOURCE_IO)) | |
572 | return -ENXIO; | |
573 | if (roffset < rp->start || (roffset + size) > rp->end) | |
574 | return -ENXIO; | |
575 | offset += hose->io_base_phys; | |
576 | } | |
577 | pr_debug(" -> mapping phys %llx\n", (unsigned long long)offset); | |
578 | ||
579 | vma->vm_pgoff = offset >> PAGE_SHIFT; | |
64b3d0e8 | 580 | vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot); |
e9f82cb7 BH |
581 | return remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff, |
582 | vma->vm_end - vma->vm_start, | |
583 | vma->vm_page_prot); | |
584 | } | |
585 | ||
58083dad KG |
586 | void pci_resource_to_user(const struct pci_dev *dev, int bar, |
587 | const struct resource *rsrc, | |
588 | resource_size_t *start, resource_size_t *end) | |
589 | { | |
590 | struct pci_controller *hose = pci_bus_to_host(dev->bus); | |
591 | resource_size_t offset = 0; | |
592 | ||
593 | if (hose == NULL) | |
594 | return; | |
595 | ||
596 | if (rsrc->flags & IORESOURCE_IO) | |
597 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
598 | ||
599 | /* We pass a fully fixed up address to userland for MMIO instead of | |
600 | * a BAR value because X is lame and expects to be able to use that | |
601 | * to pass to /dev/mem ! | |
602 | * | |
603 | * That means that we'll have potentially 64 bits values where some | |
604 | * userland apps only expect 32 (like X itself since it thinks only | |
605 | * Sparc has 64 bits MMIO) but if we don't do that, we break it on | |
606 | * 32 bits CHRPs :-( | |
607 | * | |
608 | * Hopefully, the sysfs insterface is immune to that gunk. Once X | |
609 | * has been fixed (and the fix spread enough), we can re-enable the | |
610 | * 2 lines below and pass down a BAR value to userland. In that case | |
611 | * we'll also have to re-enable the matching code in | |
612 | * __pci_mmap_make_offset(). | |
613 | * | |
614 | * BenH. | |
615 | */ | |
616 | #if 0 | |
617 | else if (rsrc->flags & IORESOURCE_MEM) | |
618 | offset = hose->pci_mem_offset; | |
619 | #endif | |
620 | ||
621 | *start = rsrc->start - offset; | |
622 | *end = rsrc->end - offset; | |
623 | } | |
13dccb9e BH |
624 | |
625 | /** | |
626 | * pci_process_bridge_OF_ranges - Parse PCI bridge resources from device tree | |
627 | * @hose: newly allocated pci_controller to be setup | |
628 | * @dev: device node of the host bridge | |
629 | * @primary: set if primary bus (32 bits only, soon to be deprecated) | |
630 | * | |
631 | * This function will parse the "ranges" property of a PCI host bridge device | |
632 | * node and setup the resource mapping of a pci controller based on its | |
633 | * content. | |
634 | * | |
635 | * Life would be boring if it wasn't for a few issues that we have to deal | |
636 | * with here: | |
637 | * | |
638 | * - We can only cope with one IO space range and up to 3 Memory space | |
639 | * ranges. However, some machines (thanks Apple !) tend to split their | |
640 | * space into lots of small contiguous ranges. So we have to coalesce. | |
641 | * | |
642 | * - We can only cope with all memory ranges having the same offset | |
643 | * between CPU addresses and PCI addresses. Unfortunately, some bridges | |
644 | * are setup for a large 1:1 mapping along with a small "window" which | |
645 | * maps PCI address 0 to some arbitrary high address of the CPU space in | |
646 | * order to give access to the ISA memory hole. | |
647 | * The way out of here that I've chosen for now is to always set the | |
648 | * offset based on the first resource found, then override it if we | |
649 | * have a different offset and the previous was set by an ISA hole. | |
650 | * | |
651 | * - Some busses have IO space not starting at 0, which causes trouble with | |
652 | * the way we do our IO resource renumbering. The code somewhat deals with | |
653 | * it for 64 bits but I would expect problems on 32 bits. | |
654 | * | |
655 | * - Some 32 bits platforms such as 4xx can have physical space larger than | |
656 | * 32 bits so we need to use 64 bits values for the parsing | |
657 | */ | |
658 | void __devinit pci_process_bridge_OF_ranges(struct pci_controller *hose, | |
659 | struct device_node *dev, | |
660 | int primary) | |
661 | { | |
662 | const u32 *ranges; | |
663 | int rlen; | |
664 | int pna = of_n_addr_cells(dev); | |
665 | int np = pna + 5; | |
666 | int memno = 0, isa_hole = -1; | |
667 | u32 pci_space; | |
668 | unsigned long long pci_addr, cpu_addr, pci_next, cpu_next, size; | |
669 | unsigned long long isa_mb = 0; | |
670 | struct resource *res; | |
671 | ||
672 | printk(KERN_INFO "PCI host bridge %s %s ranges:\n", | |
673 | dev->full_name, primary ? "(primary)" : ""); | |
674 | ||
675 | /* Get ranges property */ | |
676 | ranges = of_get_property(dev, "ranges", &rlen); | |
677 | if (ranges == NULL) | |
678 | return; | |
679 | ||
680 | /* Parse it */ | |
681 | while ((rlen -= np * 4) >= 0) { | |
682 | /* Read next ranges element */ | |
683 | pci_space = ranges[0]; | |
684 | pci_addr = of_read_number(ranges + 1, 2); | |
685 | cpu_addr = of_translate_address(dev, ranges + 3); | |
686 | size = of_read_number(ranges + pna + 3, 2); | |
687 | ranges += np; | |
e9f82cb7 BH |
688 | |
689 | /* If we failed translation or got a zero-sized region | |
690 | * (some FW try to feed us with non sensical zero sized regions | |
691 | * such as power3 which look like some kind of attempt at exposing | |
692 | * the VGA memory hole) | |
693 | */ | |
13dccb9e BH |
694 | if (cpu_addr == OF_BAD_ADDR || size == 0) |
695 | continue; | |
696 | ||
697 | /* Now consume following elements while they are contiguous */ | |
698 | for (; rlen >= np * sizeof(u32); | |
699 | ranges += np, rlen -= np * 4) { | |
700 | if (ranges[0] != pci_space) | |
701 | break; | |
702 | pci_next = of_read_number(ranges + 1, 2); | |
703 | cpu_next = of_translate_address(dev, ranges + 3); | |
704 | if (pci_next != pci_addr + size || | |
705 | cpu_next != cpu_addr + size) | |
706 | break; | |
707 | size += of_read_number(ranges + pna + 3, 2); | |
708 | } | |
709 | ||
710 | /* Act based on address space type */ | |
711 | res = NULL; | |
712 | switch ((pci_space >> 24) & 0x3) { | |
713 | case 1: /* PCI IO space */ | |
714 | printk(KERN_INFO | |
715 | " IO 0x%016llx..0x%016llx -> 0x%016llx\n", | |
716 | cpu_addr, cpu_addr + size - 1, pci_addr); | |
717 | ||
718 | /* We support only one IO range */ | |
719 | if (hose->pci_io_size) { | |
720 | printk(KERN_INFO | |
721 | " \\--> Skipped (too many) !\n"); | |
722 | continue; | |
723 | } | |
724 | #ifdef CONFIG_PPC32 | |
725 | /* On 32 bits, limit I/O space to 16MB */ | |
726 | if (size > 0x01000000) | |
727 | size = 0x01000000; | |
728 | ||
729 | /* 32 bits needs to map IOs here */ | |
730 | hose->io_base_virt = ioremap(cpu_addr, size); | |
731 | ||
732 | /* Expect trouble if pci_addr is not 0 */ | |
733 | if (primary) | |
734 | isa_io_base = | |
735 | (unsigned long)hose->io_base_virt; | |
736 | #endif /* CONFIG_PPC32 */ | |
737 | /* pci_io_size and io_base_phys always represent IO | |
738 | * space starting at 0 so we factor in pci_addr | |
739 | */ | |
740 | hose->pci_io_size = pci_addr + size; | |
741 | hose->io_base_phys = cpu_addr - pci_addr; | |
742 | ||
743 | /* Build resource */ | |
744 | res = &hose->io_resource; | |
745 | res->flags = IORESOURCE_IO; | |
746 | res->start = pci_addr; | |
747 | break; | |
748 | case 2: /* PCI Memory space */ | |
67260ac9 | 749 | case 3: /* PCI 64 bits Memory space */ |
13dccb9e BH |
750 | printk(KERN_INFO |
751 | " MEM 0x%016llx..0x%016llx -> 0x%016llx %s\n", | |
752 | cpu_addr, cpu_addr + size - 1, pci_addr, | |
753 | (pci_space & 0x40000000) ? "Prefetch" : ""); | |
754 | ||
755 | /* We support only 3 memory ranges */ | |
756 | if (memno >= 3) { | |
757 | printk(KERN_INFO | |
758 | " \\--> Skipped (too many) !\n"); | |
759 | continue; | |
760 | } | |
761 | /* Handles ISA memory hole space here */ | |
762 | if (pci_addr == 0) { | |
763 | isa_mb = cpu_addr; | |
764 | isa_hole = memno; | |
765 | if (primary || isa_mem_base == 0) | |
766 | isa_mem_base = cpu_addr; | |
e9f82cb7 BH |
767 | hose->isa_mem_phys = cpu_addr; |
768 | hose->isa_mem_size = size; | |
13dccb9e BH |
769 | } |
770 | ||
771 | /* We get the PCI/Mem offset from the first range or | |
772 | * the, current one if the offset came from an ISA | |
773 | * hole. If they don't match, bugger. | |
774 | */ | |
775 | if (memno == 0 || | |
776 | (isa_hole >= 0 && pci_addr != 0 && | |
777 | hose->pci_mem_offset == isa_mb)) | |
778 | hose->pci_mem_offset = cpu_addr - pci_addr; | |
779 | else if (pci_addr != 0 && | |
780 | hose->pci_mem_offset != cpu_addr - pci_addr) { | |
781 | printk(KERN_INFO | |
782 | " \\--> Skipped (offset mismatch) !\n"); | |
783 | continue; | |
784 | } | |
785 | ||
786 | /* Build resource */ | |
787 | res = &hose->mem_resources[memno++]; | |
788 | res->flags = IORESOURCE_MEM; | |
789 | if (pci_space & 0x40000000) | |
790 | res->flags |= IORESOURCE_PREFETCH; | |
791 | res->start = cpu_addr; | |
792 | break; | |
793 | } | |
794 | if (res != NULL) { | |
795 | res->name = dev->full_name; | |
796 | res->end = res->start + size - 1; | |
797 | res->parent = NULL; | |
798 | res->sibling = NULL; | |
799 | res->child = NULL; | |
800 | } | |
801 | } | |
802 | ||
8db13a0e BH |
803 | /* If there's an ISA hole and the pci_mem_offset is -not- matching |
804 | * the ISA hole offset, then we need to remove the ISA hole from | |
805 | * the resource list for that brige | |
806 | */ | |
807 | if (isa_hole >= 0 && hose->pci_mem_offset != isa_mb) { | |
808 | unsigned int next = isa_hole + 1; | |
809 | printk(KERN_INFO " Removing ISA hole at 0x%016llx\n", isa_mb); | |
810 | if (next < memno) | |
811 | memmove(&hose->mem_resources[isa_hole], | |
812 | &hose->mem_resources[next], | |
813 | sizeof(struct resource) * (memno - next)); | |
814 | hose->mem_resources[--memno].flags = 0; | |
13dccb9e BH |
815 | } |
816 | } | |
fa462f2d BH |
817 | |
818 | /* Decide whether to display the domain number in /proc */ | |
819 | int pci_proc_domain(struct pci_bus *bus) | |
820 | { | |
821 | struct pci_controller *hose = pci_bus_to_host(bus); | |
1fd0f525 | 822 | |
fa462f2d BH |
823 | if (!(ppc_pci_flags & PPC_PCI_ENABLE_PROC_DOMAINS)) |
824 | return 0; | |
825 | if (ppc_pci_flags & PPC_PCI_COMPAT_DOMAIN_0) | |
826 | return hose->global_number != 0; | |
827 | return 1; | |
fa462f2d BH |
828 | } |
829 | ||
fe2d338c BH |
830 | void pcibios_resource_to_bus(struct pci_dev *dev, struct pci_bus_region *region, |
831 | struct resource *res) | |
832 | { | |
833 | resource_size_t offset = 0, mask = (resource_size_t)-1; | |
834 | struct pci_controller *hose = pci_bus_to_host(dev->bus); | |
835 | ||
836 | if (!hose) | |
837 | return; | |
838 | if (res->flags & IORESOURCE_IO) { | |
839 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
840 | mask = 0xffffffffu; | |
841 | } else if (res->flags & IORESOURCE_MEM) | |
842 | offset = hose->pci_mem_offset; | |
843 | ||
844 | region->start = (res->start - offset) & mask; | |
845 | region->end = (res->end - offset) & mask; | |
846 | } | |
847 | EXPORT_SYMBOL(pcibios_resource_to_bus); | |
848 | ||
849 | void pcibios_bus_to_resource(struct pci_dev *dev, struct resource *res, | |
850 | struct pci_bus_region *region) | |
851 | { | |
852 | resource_size_t offset = 0, mask = (resource_size_t)-1; | |
853 | struct pci_controller *hose = pci_bus_to_host(dev->bus); | |
854 | ||
855 | if (!hose) | |
856 | return; | |
857 | if (res->flags & IORESOURCE_IO) { | |
858 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
859 | mask = 0xffffffffu; | |
860 | } else if (res->flags & IORESOURCE_MEM) | |
861 | offset = hose->pci_mem_offset; | |
862 | res->start = (region->start + offset) & mask; | |
863 | res->end = (region->end + offset) & mask; | |
864 | } | |
865 | EXPORT_SYMBOL(pcibios_bus_to_resource); | |
bf5e2ba2 BH |
866 | |
867 | /* Fixup a bus resource into a linux resource */ | |
868 | static void __devinit fixup_resource(struct resource *res, struct pci_dev *dev) | |
869 | { | |
870 | struct pci_controller *hose = pci_bus_to_host(dev->bus); | |
871 | resource_size_t offset = 0, mask = (resource_size_t)-1; | |
872 | ||
873 | if (res->flags & IORESOURCE_IO) { | |
874 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
875 | mask = 0xffffffffu; | |
876 | } else if (res->flags & IORESOURCE_MEM) | |
877 | offset = hose->pci_mem_offset; | |
878 | ||
879 | res->start = (res->start + offset) & mask; | |
880 | res->end = (res->end + offset) & mask; | |
bf5e2ba2 BH |
881 | } |
882 | ||
883 | ||
884 | /* This header fixup will do the resource fixup for all devices as they are | |
885 | * probed, but not for bridge ranges | |
886 | */ | |
887 | static void __devinit pcibios_fixup_resources(struct pci_dev *dev) | |
888 | { | |
889 | struct pci_controller *hose = pci_bus_to_host(dev->bus); | |
890 | int i; | |
891 | ||
892 | if (!hose) { | |
893 | printk(KERN_ERR "No host bridge for PCI dev %s !\n", | |
894 | pci_name(dev)); | |
895 | return; | |
896 | } | |
897 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { | |
898 | struct resource *res = dev->resource + i; | |
899 | if (!res->flags) | |
900 | continue; | |
7f172890 BH |
901 | /* On platforms that have PPC_PCI_PROBE_ONLY set, we don't |
902 | * consider 0 as an unassigned BAR value. It's technically | |
903 | * a valid value, but linux doesn't like it... so when we can | |
904 | * re-assign things, we do so, but if we can't, we keep it | |
905 | * around and hope for the best... | |
906 | */ | |
907 | if (res->start == 0 && !(ppc_pci_flags & PPC_PCI_PROBE_ONLY)) { | |
bf5e2ba2 BH |
908 | pr_debug("PCI:%s Resource %d %016llx-%016llx [%x] is unassigned\n", |
909 | pci_name(dev), i, | |
910 | (unsigned long long)res->start, | |
911 | (unsigned long long)res->end, | |
912 | (unsigned int)res->flags); | |
913 | res->end -= res->start; | |
914 | res->start = 0; | |
915 | res->flags |= IORESOURCE_UNSET; | |
916 | continue; | |
917 | } | |
918 | ||
919 | pr_debug("PCI:%s Resource %d %016llx-%016llx [%x] fixup...\n", | |
920 | pci_name(dev), i, | |
921 | (unsigned long long)res->start,\ | |
922 | (unsigned long long)res->end, | |
923 | (unsigned int)res->flags); | |
924 | ||
925 | fixup_resource(res, dev); | |
b5561511 BH |
926 | |
927 | pr_debug("PCI:%s %016llx-%016llx\n", | |
928 | pci_name(dev), | |
929 | (unsigned long long)res->start, | |
930 | (unsigned long long)res->end); | |
bf5e2ba2 BH |
931 | } |
932 | ||
933 | /* Call machine specific resource fixup */ | |
934 | if (ppc_md.pcibios_fixup_resources) | |
935 | ppc_md.pcibios_fixup_resources(dev); | |
936 | } | |
937 | DECLARE_PCI_FIXUP_HEADER(PCI_ANY_ID, PCI_ANY_ID, pcibios_fixup_resources); | |
938 | ||
b5561511 BH |
939 | /* This function tries to figure out if a bridge resource has been initialized |
940 | * by the firmware or not. It doesn't have to be absolutely bullet proof, but | |
941 | * things go more smoothly when it gets it right. It should covers cases such | |
942 | * as Apple "closed" bridge resources and bare-metal pSeries unassigned bridges | |
943 | */ | |
944 | static int __devinit pcibios_uninitialized_bridge_resource(struct pci_bus *bus, | |
945 | struct resource *res) | |
bf5e2ba2 | 946 | { |
be8cbcd8 | 947 | struct pci_controller *hose = pci_bus_to_host(bus); |
bf5e2ba2 | 948 | struct pci_dev *dev = bus->self; |
b5561511 BH |
949 | resource_size_t offset; |
950 | u16 command; | |
951 | int i; | |
bf5e2ba2 | 952 | |
b5561511 BH |
953 | /* We don't do anything if PCI_PROBE_ONLY is set */ |
954 | if (ppc_pci_flags & PPC_PCI_PROBE_ONLY) | |
955 | return 0; | |
bf5e2ba2 | 956 | |
b5561511 BH |
957 | /* Job is a bit different between memory and IO */ |
958 | if (res->flags & IORESOURCE_MEM) { | |
959 | /* If the BAR is non-0 (res != pci_mem_offset) then it's probably been | |
960 | * initialized by somebody | |
961 | */ | |
962 | if (res->start != hose->pci_mem_offset) | |
963 | return 0; | |
bf5e2ba2 | 964 | |
b5561511 BH |
965 | /* The BAR is 0, let's check if memory decoding is enabled on |
966 | * the bridge. If not, we consider it unassigned | |
967 | */ | |
968 | pci_read_config_word(dev, PCI_COMMAND, &command); | |
969 | if ((command & PCI_COMMAND_MEMORY) == 0) | |
970 | return 1; | |
be8cbcd8 | 971 | |
b5561511 BH |
972 | /* Memory decoding is enabled and the BAR is 0. If any of the bridge |
973 | * resources covers that starting address (0 then it's good enough for | |
974 | * us for memory | |
975 | */ | |
976 | for (i = 0; i < 3; i++) { | |
977 | if ((hose->mem_resources[i].flags & IORESOURCE_MEM) && | |
978 | hose->mem_resources[i].start == hose->pci_mem_offset) | |
979 | return 0; | |
980 | } | |
981 | ||
982 | /* Well, it starts at 0 and we know it will collide so we may as | |
983 | * well consider it as unassigned. That covers the Apple case. | |
984 | */ | |
985 | return 1; | |
986 | } else { | |
987 | /* If the BAR is non-0, then we consider it assigned */ | |
988 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
989 | if (((res->start - offset) & 0xfffffffful) != 0) | |
990 | return 0; | |
991 | ||
992 | /* Here, we are a bit different than memory as typically IO space | |
993 | * starting at low addresses -is- valid. What we do instead if that | |
994 | * we consider as unassigned anything that doesn't have IO enabled | |
995 | * in the PCI command register, and that's it. | |
996 | */ | |
997 | pci_read_config_word(dev, PCI_COMMAND, &command); | |
998 | if (command & PCI_COMMAND_IO) | |
999 | return 0; | |
1000 | ||
1001 | /* It's starting at 0 and IO is disabled in the bridge, consider | |
1002 | * it unassigned | |
1003 | */ | |
1004 | return 1; | |
1005 | } | |
1006 | } | |
1007 | ||
1008 | /* Fixup resources of a PCI<->PCI bridge */ | |
1009 | static void __devinit pcibios_fixup_bridge(struct pci_bus *bus) | |
1010 | { | |
1011 | struct resource *res; | |
1012 | int i; | |
1013 | ||
1014 | struct pci_dev *dev = bus->self; | |
1015 | ||
1016 | for (i = 0; i < PCI_BUS_NUM_RESOURCES; ++i) { | |
1017 | if ((res = bus->resource[i]) == NULL) | |
1018 | continue; | |
1019 | if (!res->flags) | |
1020 | continue; | |
1021 | if (i >= 3 && bus->self->transparent) | |
1022 | continue; | |
1023 | ||
1024 | pr_debug("PCI:%s Bus rsrc %d %016llx-%016llx [%x] fixup...\n", | |
1025 | pci_name(dev), i, | |
1026 | (unsigned long long)res->start,\ | |
1027 | (unsigned long long)res->end, | |
1028 | (unsigned int)res->flags); | |
bf5e2ba2 | 1029 | |
b5561511 BH |
1030 | /* Perform fixup */ |
1031 | fixup_resource(res, dev); | |
1032 | ||
1033 | /* Try to detect uninitialized P2P bridge resources, | |
1034 | * and clear them out so they get re-assigned later | |
1035 | */ | |
1036 | if (pcibios_uninitialized_bridge_resource(bus, res)) { | |
1037 | res->flags = 0; | |
1038 | pr_debug("PCI:%s (unassigned)\n", pci_name(dev)); | |
1039 | } else { | |
1040 | ||
1041 | pr_debug("PCI:%s %016llx-%016llx\n", | |
1042 | pci_name(dev), | |
1043 | (unsigned long long)res->start, | |
1044 | (unsigned long long)res->end); | |
bf5e2ba2 BH |
1045 | } |
1046 | } | |
b5561511 BH |
1047 | } |
1048 | ||
8b8da358 BH |
1049 | void __devinit pcibios_setup_bus_self(struct pci_bus *bus) |
1050 | { | |
7eef440a | 1051 | /* Fix up the bus resources for P2P bridges */ |
8b8da358 BH |
1052 | if (bus->self != NULL) |
1053 | pcibios_fixup_bridge(bus); | |
1054 | ||
1055 | /* Platform specific bus fixups. This is currently only used | |
7eef440a | 1056 | * by fsl_pci and I'm hoping to get rid of it at some point |
8b8da358 BH |
1057 | */ |
1058 | if (ppc_md.pcibios_fixup_bus) | |
1059 | ppc_md.pcibios_fixup_bus(bus); | |
1060 | ||
1061 | /* Setup bus DMA mappings */ | |
1062 | if (ppc_md.pci_dma_bus_setup) | |
1063 | ppc_md.pci_dma_bus_setup(bus); | |
1064 | } | |
1065 | ||
7eef440a BH |
1066 | void __devinit pcibios_setup_bus_devices(struct pci_bus *bus) |
1067 | { | |
1068 | struct pci_dev *dev; | |
1069 | ||
1070 | pr_debug("PCI: Fixup bus devices %d (%s)\n", | |
1071 | bus->number, bus->self ? pci_name(bus->self) : "PHB"); | |
1072 | ||
1073 | list_for_each_entry(dev, &bus->devices, bus_list) { | |
1074 | struct dev_archdata *sd = &dev->dev.archdata; | |
1075 | ||
1076 | /* Setup OF node pointer in archdata */ | |
1077 | sd->of_node = pci_device_to_OF_node(dev); | |
1078 | ||
1079 | /* Fixup NUMA node as it may not be setup yet by the generic | |
1080 | * code and is needed by the DMA init | |
1081 | */ | |
1082 | set_dev_node(&dev->dev, pcibus_to_node(dev->bus)); | |
1083 | ||
1084 | /* Hook up default DMA ops */ | |
1085 | sd->dma_ops = pci_dma_ops; | |
1086 | sd->dma_data = (void *)PCI_DRAM_OFFSET; | |
1087 | ||
1088 | /* Additional platform DMA/iommu setup */ | |
1089 | if (ppc_md.pci_dma_dev_setup) | |
1090 | ppc_md.pci_dma_dev_setup(dev); | |
1091 | ||
1092 | /* Read default IRQs and fixup if necessary */ | |
1093 | pci_read_irq_line(dev); | |
1094 | if (ppc_md.pci_irq_fixup) | |
1095 | ppc_md.pci_irq_fixup(dev); | |
1096 | } | |
1097 | } | |
1098 | ||
bf5e2ba2 BH |
1099 | void __devinit pcibios_fixup_bus(struct pci_bus *bus) |
1100 | { | |
1101 | /* When called from the generic PCI probe, read PCI<->PCI bridge | |
7eef440a | 1102 | * bases. This is -not- called when generating the PCI tree from |
8b8da358 | 1103 | * the OF device-tree. |
bf5e2ba2 BH |
1104 | */ |
1105 | if (bus->self != NULL) | |
1106 | pci_read_bridge_bases(bus); | |
bf5e2ba2 | 1107 | |
8b8da358 BH |
1108 | /* Now fixup the bus bus */ |
1109 | pcibios_setup_bus_self(bus); | |
1110 | ||
1111 | /* Now fixup devices on that bus */ | |
1112 | pcibios_setup_bus_devices(bus); | |
bf5e2ba2 | 1113 | } |
8b8da358 | 1114 | EXPORT_SYMBOL(pcibios_fixup_bus); |
3fd94c6b BH |
1115 | |
1116 | static int skip_isa_ioresource_align(struct pci_dev *dev) | |
1117 | { | |
1118 | if ((ppc_pci_flags & PPC_PCI_CAN_SKIP_ISA_ALIGN) && | |
1119 | !(dev->bus->bridge_ctl & PCI_BRIDGE_CTL_ISA)) | |
1120 | return 1; | |
1121 | return 0; | |
1122 | } | |
1123 | ||
1124 | /* | |
1125 | * We need to avoid collisions with `mirrored' VGA ports | |
1126 | * and other strange ISA hardware, so we always want the | |
1127 | * addresses to be allocated in the 0x000-0x0ff region | |
1128 | * modulo 0x400. | |
1129 | * | |
1130 | * Why? Because some silly external IO cards only decode | |
1131 | * the low 10 bits of the IO address. The 0x00-0xff region | |
1132 | * is reserved for motherboard devices that decode all 16 | |
1133 | * bits, so it's ok to allocate at, say, 0x2800-0x28ff, | |
1134 | * but we want to try to avoid allocating at 0x2900-0x2bff | |
1135 | * which might have be mirrored at 0x0100-0x03ff.. | |
1136 | */ | |
1137 | void pcibios_align_resource(void *data, struct resource *res, | |
1138 | resource_size_t size, resource_size_t align) | |
1139 | { | |
1140 | struct pci_dev *dev = data; | |
1141 | ||
1142 | if (res->flags & IORESOURCE_IO) { | |
1143 | resource_size_t start = res->start; | |
1144 | ||
1145 | if (skip_isa_ioresource_align(dev)) | |
1146 | return; | |
1147 | if (start & 0x300) { | |
1148 | start = (start + 0x3ff) & ~0x3ff; | |
1149 | res->start = start; | |
1150 | } | |
1151 | } | |
1152 | } | |
1153 | EXPORT_SYMBOL(pcibios_align_resource); | |
1154 | ||
1155 | /* | |
1156 | * Reparent resource children of pr that conflict with res | |
1157 | * under res, and make res replace those children. | |
1158 | */ | |
1159 | static int __init reparent_resources(struct resource *parent, | |
1160 | struct resource *res) | |
1161 | { | |
1162 | struct resource *p, **pp; | |
1163 | struct resource **firstpp = NULL; | |
1164 | ||
1165 | for (pp = &parent->child; (p = *pp) != NULL; pp = &p->sibling) { | |
1166 | if (p->end < res->start) | |
1167 | continue; | |
1168 | if (res->end < p->start) | |
1169 | break; | |
1170 | if (p->start < res->start || p->end > res->end) | |
1171 | return -1; /* not completely contained */ | |
1172 | if (firstpp == NULL) | |
1173 | firstpp = pp; | |
1174 | } | |
1175 | if (firstpp == NULL) | |
1176 | return -1; /* didn't find any conflicting entries? */ | |
1177 | res->parent = parent; | |
1178 | res->child = *firstpp; | |
1179 | res->sibling = *pp; | |
1180 | *firstpp = res; | |
1181 | *pp = NULL; | |
1182 | for (p = res->child; p != NULL; p = p->sibling) { | |
1183 | p->parent = res; | |
b0494bc8 BH |
1184 | pr_debug("PCI: Reparented %s [%llx..%llx] under %s\n", |
1185 | p->name, | |
1186 | (unsigned long long)p->start, | |
1187 | (unsigned long long)p->end, res->name); | |
3fd94c6b BH |
1188 | } |
1189 | return 0; | |
1190 | } | |
1191 | ||
1192 | /* | |
1193 | * Handle resources of PCI devices. If the world were perfect, we could | |
1194 | * just allocate all the resource regions and do nothing more. It isn't. | |
1195 | * On the other hand, we cannot just re-allocate all devices, as it would | |
1196 | * require us to know lots of host bridge internals. So we attempt to | |
1197 | * keep as much of the original configuration as possible, but tweak it | |
1198 | * when it's found to be wrong. | |
1199 | * | |
1200 | * Known BIOS problems we have to work around: | |
1201 | * - I/O or memory regions not configured | |
1202 | * - regions configured, but not enabled in the command register | |
1203 | * - bogus I/O addresses above 64K used | |
1204 | * - expansion ROMs left enabled (this may sound harmless, but given | |
1205 | * the fact the PCI specs explicitly allow address decoders to be | |
1206 | * shared between expansion ROMs and other resource regions, it's | |
1207 | * at least dangerous) | |
1208 | * | |
1209 | * Our solution: | |
1210 | * (1) Allocate resources for all buses behind PCI-to-PCI bridges. | |
1211 | * This gives us fixed barriers on where we can allocate. | |
1212 | * (2) Allocate resources for all enabled devices. If there is | |
1213 | * a collision, just mark the resource as unallocated. Also | |
1214 | * disable expansion ROMs during this step. | |
1215 | * (3) Try to allocate resources for disabled devices. If the | |
1216 | * resources were assigned correctly, everything goes well, | |
1217 | * if they weren't, they won't disturb allocation of other | |
1218 | * resources. | |
1219 | * (4) Assign new addresses to resources which were either | |
1220 | * not configured at all or misconfigured. If explicitly | |
1221 | * requested by the user, configure expansion ROM address | |
1222 | * as well. | |
1223 | */ | |
1224 | ||
e90a1318 | 1225 | void pcibios_allocate_bus_resources(struct pci_bus *bus) |
3fd94c6b | 1226 | { |
e90a1318 | 1227 | struct pci_bus *b; |
3fd94c6b BH |
1228 | int i; |
1229 | struct resource *res, *pr; | |
1230 | ||
b5ae5f91 BH |
1231 | pr_debug("PCI: Allocating bus resources for %04x:%02x...\n", |
1232 | pci_domain_nr(bus), bus->number); | |
1233 | ||
e90a1318 NF |
1234 | for (i = 0; i < PCI_BUS_NUM_RESOURCES; ++i) { |
1235 | if ((res = bus->resource[i]) == NULL || !res->flags | |
b5ae5f91 | 1236 | || res->start > res->end || res->parent) |
e90a1318 NF |
1237 | continue; |
1238 | if (bus->parent == NULL) | |
1239 | pr = (res->flags & IORESOURCE_IO) ? | |
1240 | &ioport_resource : &iomem_resource; | |
1241 | else { | |
1242 | /* Don't bother with non-root busses when | |
1243 | * re-assigning all resources. We clear the | |
1244 | * resource flags as if they were colliding | |
1245 | * and as such ensure proper re-allocation | |
1246 | * later. | |
1247 | */ | |
1248 | if (ppc_pci_flags & PPC_PCI_REASSIGN_ALL_RSRC) | |
1249 | goto clear_resource; | |
1250 | pr = pci_find_parent_resource(bus->self, res); | |
1251 | if (pr == res) { | |
1252 | /* this happens when the generic PCI | |
1253 | * code (wrongly) decides that this | |
1254 | * bridge is transparent -- paulus | |
3fd94c6b | 1255 | */ |
e90a1318 | 1256 | continue; |
3fd94c6b | 1257 | } |
e90a1318 | 1258 | } |
3fd94c6b | 1259 | |
b0494bc8 BH |
1260 | pr_debug("PCI: %s (bus %d) bridge rsrc %d: %016llx-%016llx " |
1261 | "[0x%x], parent %p (%s)\n", | |
1262 | bus->self ? pci_name(bus->self) : "PHB", | |
1263 | bus->number, i, | |
1264 | (unsigned long long)res->start, | |
1265 | (unsigned long long)res->end, | |
1266 | (unsigned int)res->flags, | |
1267 | pr, (pr && pr->name) ? pr->name : "nil"); | |
e90a1318 NF |
1268 | |
1269 | if (pr && !(pr->flags & IORESOURCE_UNSET)) { | |
1270 | if (request_resource(pr, res) == 0) | |
1271 | continue; | |
1272 | /* | |
1273 | * Must be a conflict with an existing entry. | |
1274 | * Move that entry (or entries) under the | |
1275 | * bridge resource and try again. | |
1276 | */ | |
1277 | if (reparent_resources(pr, res) == 0) | |
1278 | continue; | |
3fd94c6b | 1279 | } |
e90a1318 NF |
1280 | printk(KERN_WARNING "PCI: Cannot allocate resource region " |
1281 | "%d of PCI bridge %d, will remap\n", i, bus->number); | |
1282 | clear_resource: | |
1283 | res->flags = 0; | |
3fd94c6b | 1284 | } |
e90a1318 NF |
1285 | |
1286 | list_for_each_entry(b, &bus->children, node) | |
1287 | pcibios_allocate_bus_resources(b); | |
3fd94c6b BH |
1288 | } |
1289 | ||
533b1928 | 1290 | static inline void __devinit alloc_resource(struct pci_dev *dev, int idx) |
3fd94c6b BH |
1291 | { |
1292 | struct resource *pr, *r = &dev->resource[idx]; | |
1293 | ||
b0494bc8 BH |
1294 | pr_debug("PCI: Allocating %s: Resource %d: %016llx..%016llx [%x]\n", |
1295 | pci_name(dev), idx, | |
1296 | (unsigned long long)r->start, | |
1297 | (unsigned long long)r->end, | |
1298 | (unsigned int)r->flags); | |
3fd94c6b BH |
1299 | |
1300 | pr = pci_find_parent_resource(dev, r); | |
1301 | if (!pr || (pr->flags & IORESOURCE_UNSET) || | |
1302 | request_resource(pr, r) < 0) { | |
1303 | printk(KERN_WARNING "PCI: Cannot allocate resource region %d" | |
1304 | " of device %s, will remap\n", idx, pci_name(dev)); | |
1305 | if (pr) | |
b0494bc8 BH |
1306 | pr_debug("PCI: parent is %p: %016llx-%016llx [%x]\n", |
1307 | pr, | |
1308 | (unsigned long long)pr->start, | |
1309 | (unsigned long long)pr->end, | |
1310 | (unsigned int)pr->flags); | |
3fd94c6b BH |
1311 | /* We'll assign a new address later */ |
1312 | r->flags |= IORESOURCE_UNSET; | |
1313 | r->end -= r->start; | |
1314 | r->start = 0; | |
1315 | } | |
1316 | } | |
1317 | ||
1318 | static void __init pcibios_allocate_resources(int pass) | |
1319 | { | |
1320 | struct pci_dev *dev = NULL; | |
1321 | int idx, disabled; | |
1322 | u16 command; | |
1323 | struct resource *r; | |
1324 | ||
1325 | for_each_pci_dev(dev) { | |
1326 | pci_read_config_word(dev, PCI_COMMAND, &command); | |
1327 | for (idx = 0; idx < 6; idx++) { | |
1328 | r = &dev->resource[idx]; | |
1329 | if (r->parent) /* Already allocated */ | |
1330 | continue; | |
1331 | if (!r->flags || (r->flags & IORESOURCE_UNSET)) | |
1332 | continue; /* Not assigned at all */ | |
1333 | if (r->flags & IORESOURCE_IO) | |
1334 | disabled = !(command & PCI_COMMAND_IO); | |
1335 | else | |
1336 | disabled = !(command & PCI_COMMAND_MEMORY); | |
533b1928 PM |
1337 | if (pass == disabled) |
1338 | alloc_resource(dev, idx); | |
3fd94c6b BH |
1339 | } |
1340 | if (pass) | |
1341 | continue; | |
1342 | r = &dev->resource[PCI_ROM_RESOURCE]; | |
1343 | if (r->flags & IORESOURCE_ROM_ENABLE) { | |
1344 | /* Turn the ROM off, leave the resource region, | |
1345 | * but keep it unregistered. | |
1346 | */ | |
1347 | u32 reg; | |
b0494bc8 BH |
1348 | pr_debug("PCI: Switching off ROM of %s\n", |
1349 | pci_name(dev)); | |
3fd94c6b BH |
1350 | r->flags &= ~IORESOURCE_ROM_ENABLE; |
1351 | pci_read_config_dword(dev, dev->rom_base_reg, ®); | |
1352 | pci_write_config_dword(dev, dev->rom_base_reg, | |
1353 | reg & ~PCI_ROM_ADDRESS_ENABLE); | |
1354 | } | |
1355 | } | |
1356 | } | |
1357 | ||
c1f34302 BH |
1358 | static void __init pcibios_reserve_legacy_regions(struct pci_bus *bus) |
1359 | { | |
1360 | struct pci_controller *hose = pci_bus_to_host(bus); | |
1361 | resource_size_t offset; | |
1362 | struct resource *res, *pres; | |
1363 | int i; | |
1364 | ||
1365 | pr_debug("Reserving legacy ranges for domain %04x\n", pci_domain_nr(bus)); | |
1366 | ||
1367 | /* Check for IO */ | |
1368 | if (!(hose->io_resource.flags & IORESOURCE_IO)) | |
1369 | goto no_io; | |
1370 | offset = (unsigned long)hose->io_base_virt - _IO_BASE; | |
1371 | res = kzalloc(sizeof(struct resource), GFP_KERNEL); | |
1372 | BUG_ON(res == NULL); | |
1373 | res->name = "Legacy IO"; | |
1374 | res->flags = IORESOURCE_IO; | |
1375 | res->start = offset; | |
1376 | res->end = (offset + 0xfff) & 0xfffffffful; | |
1377 | pr_debug("Candidate legacy IO: %pR\n", res); | |
1378 | if (request_resource(&hose->io_resource, res)) { | |
1379 | printk(KERN_DEBUG | |
1380 | "PCI %04x:%02x Cannot reserve Legacy IO %pR\n", | |
1381 | pci_domain_nr(bus), bus->number, res); | |
1382 | kfree(res); | |
1383 | } | |
1384 | ||
1385 | no_io: | |
1386 | /* Check for memory */ | |
1387 | offset = hose->pci_mem_offset; | |
1388 | pr_debug("hose mem offset: %016llx\n", (unsigned long long)offset); | |
1389 | for (i = 0; i < 3; i++) { | |
1390 | pres = &hose->mem_resources[i]; | |
1391 | if (!(pres->flags & IORESOURCE_MEM)) | |
1392 | continue; | |
1393 | pr_debug("hose mem res: %pR\n", pres); | |
1394 | if ((pres->start - offset) <= 0xa0000 && | |
1395 | (pres->end - offset) >= 0xbffff) | |
1396 | break; | |
1397 | } | |
1398 | if (i >= 3) | |
1399 | return; | |
1400 | res = kzalloc(sizeof(struct resource), GFP_KERNEL); | |
1401 | BUG_ON(res == NULL); | |
1402 | res->name = "Legacy VGA memory"; | |
1403 | res->flags = IORESOURCE_MEM; | |
1404 | res->start = 0xa0000 + offset; | |
1405 | res->end = 0xbffff + offset; | |
1406 | pr_debug("Candidate VGA memory: %pR\n", res); | |
1407 | if (request_resource(pres, res)) { | |
1408 | printk(KERN_DEBUG | |
1409 | "PCI %04x:%02x Cannot reserve VGA memory %pR\n", | |
1410 | pci_domain_nr(bus), bus->number, res); | |
1411 | kfree(res); | |
1412 | } | |
1413 | } | |
1414 | ||
3fd94c6b BH |
1415 | void __init pcibios_resource_survey(void) |
1416 | { | |
e90a1318 NF |
1417 | struct pci_bus *b; |
1418 | ||
3fd94c6b BH |
1419 | /* Allocate and assign resources. If we re-assign everything, then |
1420 | * we skip the allocate phase | |
1421 | */ | |
e90a1318 NF |
1422 | list_for_each_entry(b, &pci_root_buses, node) |
1423 | pcibios_allocate_bus_resources(b); | |
3fd94c6b BH |
1424 | |
1425 | if (!(ppc_pci_flags & PPC_PCI_REASSIGN_ALL_RSRC)) { | |
1426 | pcibios_allocate_resources(0); | |
1427 | pcibios_allocate_resources(1); | |
1428 | } | |
1429 | ||
c1f34302 BH |
1430 | /* Before we start assigning unassigned resource, we try to reserve |
1431 | * the low IO area and the VGA memory area if they intersect the | |
1432 | * bus available resources to avoid allocating things on top of them | |
1433 | */ | |
1434 | if (!(ppc_pci_flags & PPC_PCI_PROBE_ONLY)) { | |
1435 | list_for_each_entry(b, &pci_root_buses, node) | |
1436 | pcibios_reserve_legacy_regions(b); | |
1437 | } | |
1438 | ||
1439 | /* Now, if the platform didn't decide to blindly trust the firmware, | |
1440 | * we proceed to assigning things that were left unassigned | |
1441 | */ | |
3fd94c6b | 1442 | if (!(ppc_pci_flags & PPC_PCI_PROBE_ONLY)) { |
b0494bc8 | 1443 | pr_debug("PCI: Assigning unassigned resouces...\n"); |
3fd94c6b BH |
1444 | pci_assign_unassigned_resources(); |
1445 | } | |
1446 | ||
1447 | /* Call machine dependent fixup */ | |
1448 | if (ppc_md.pcibios_fixup) | |
1449 | ppc_md.pcibios_fixup(); | |
1450 | } | |
1451 | ||
1452 | #ifdef CONFIG_HOTPLUG | |
8b8da358 | 1453 | |
fd6852c8 | 1454 | /* This is used by the PCI hotplug driver to allocate resource |
3fd94c6b | 1455 | * of newly plugged busses. We can try to consolidate with the |
fd6852c8 BH |
1456 | * rest of the code later, for now, keep it as-is as our main |
1457 | * resource allocation function doesn't deal with sub-trees yet. | |
3fd94c6b BH |
1458 | */ |
1459 | void __devinit pcibios_claim_one_bus(struct pci_bus *bus) | |
1460 | { | |
1461 | struct pci_dev *dev; | |
1462 | struct pci_bus *child_bus; | |
1463 | ||
1464 | list_for_each_entry(dev, &bus->devices, bus_list) { | |
1465 | int i; | |
1466 | ||
1467 | for (i = 0; i < PCI_NUM_RESOURCES; i++) { | |
1468 | struct resource *r = &dev->resource[i]; | |
1469 | ||
1470 | if (r->parent || !r->start || !r->flags) | |
1471 | continue; | |
fd6852c8 BH |
1472 | |
1473 | pr_debug("PCI: Claiming %s: " | |
1474 | "Resource %d: %016llx..%016llx [%x]\n", | |
1475 | pci_name(dev), i, | |
1476 | (unsigned long long)r->start, | |
1477 | (unsigned long long)r->end, | |
1478 | (unsigned int)r->flags); | |
1479 | ||
3fd94c6b BH |
1480 | pci_claim_resource(dev, i); |
1481 | } | |
1482 | } | |
1483 | ||
1484 | list_for_each_entry(child_bus, &bus->children, node) | |
1485 | pcibios_claim_one_bus(child_bus); | |
1486 | } | |
1487 | EXPORT_SYMBOL_GPL(pcibios_claim_one_bus); | |
fd6852c8 BH |
1488 | |
1489 | ||
1490 | /* pcibios_finish_adding_to_bus | |
1491 | * | |
1492 | * This is to be called by the hotplug code after devices have been | |
1493 | * added to a bus, this include calling it for a PHB that is just | |
1494 | * being added | |
1495 | */ | |
1496 | void pcibios_finish_adding_to_bus(struct pci_bus *bus) | |
1497 | { | |
1498 | pr_debug("PCI: Finishing adding to hotplug bus %04x:%02x\n", | |
1499 | pci_domain_nr(bus), bus->number); | |
1500 | ||
1501 | /* Allocate bus and devices resources */ | |
1502 | pcibios_allocate_bus_resources(bus); | |
1503 | pcibios_claim_one_bus(bus); | |
1504 | ||
1505 | /* Add new devices to global lists. Register in proc, sysfs. */ | |
1506 | pci_bus_add_devices(bus); | |
1507 | ||
1508 | /* Fixup EEH */ | |
1509 | eeh_add_device_tree_late(bus); | |
1510 | } | |
1511 | EXPORT_SYMBOL_GPL(pcibios_finish_adding_to_bus); | |
1512 | ||
3fd94c6b | 1513 | #endif /* CONFIG_HOTPLUG */ |
549beb9b BH |
1514 | |
1515 | int pcibios_enable_device(struct pci_dev *dev, int mask) | |
1516 | { | |
549beb9b BH |
1517 | if (ppc_md.pcibios_enable_device_hook) |
1518 | if (ppc_md.pcibios_enable_device_hook(dev)) | |
1519 | return -EINVAL; | |
1520 | ||
7cfb5f9a | 1521 | return pci_enable_resources(dev, mask); |
549beb9b | 1522 | } |
53280323 BH |
1523 | |
1524 | void __devinit pcibios_setup_phb_resources(struct pci_controller *hose) | |
1525 | { | |
1526 | struct pci_bus *bus = hose->bus; | |
1527 | struct resource *res; | |
1528 | int i; | |
1529 | ||
1530 | /* Hookup PHB IO resource */ | |
1531 | bus->resource[0] = res = &hose->io_resource; | |
1532 | ||
1533 | if (!res->flags) { | |
1534 | printk(KERN_WARNING "PCI: I/O resource not set for host" | |
1535 | " bridge %s (domain %d)\n", | |
1536 | hose->dn->full_name, hose->global_number); | |
1537 | #ifdef CONFIG_PPC32 | |
1538 | /* Workaround for lack of IO resource only on 32-bit */ | |
1539 | res->start = (unsigned long)hose->io_base_virt - isa_io_base; | |
1540 | res->end = res->start + IO_SPACE_LIMIT; | |
1541 | res->flags = IORESOURCE_IO; | |
1542 | #endif /* CONFIG_PPC32 */ | |
1543 | } | |
1544 | ||
1545 | pr_debug("PCI: PHB IO resource = %016llx-%016llx [%lx]\n", | |
1546 | (unsigned long long)res->start, | |
1547 | (unsigned long long)res->end, | |
1548 | (unsigned long)res->flags); | |
1549 | ||
1550 | /* Hookup PHB Memory resources */ | |
1551 | for (i = 0; i < 3; ++i) { | |
1552 | res = &hose->mem_resources[i]; | |
1553 | if (!res->flags) { | |
1554 | if (i > 0) | |
1555 | continue; | |
1556 | printk(KERN_ERR "PCI: Memory resource 0 not set for " | |
1557 | "host bridge %s (domain %d)\n", | |
1558 | hose->dn->full_name, hose->global_number); | |
1559 | #ifdef CONFIG_PPC32 | |
1560 | /* Workaround for lack of MEM resource only on 32-bit */ | |
1561 | res->start = hose->pci_mem_offset; | |
1562 | res->end = (resource_size_t)-1LL; | |
1563 | res->flags = IORESOURCE_MEM; | |
1564 | #endif /* CONFIG_PPC32 */ | |
1565 | } | |
1566 | bus->resource[i+1] = res; | |
1567 | ||
1568 | pr_debug("PCI: PHB MEM resource %d = %016llx-%016llx [%lx]\n", i, | |
1569 | (unsigned long long)res->start, | |
1570 | (unsigned long long)res->end, | |
1571 | (unsigned long)res->flags); | |
1572 | } | |
1573 | ||
1574 | pr_debug("PCI: PHB MEM offset = %016llx\n", | |
1575 | (unsigned long long)hose->pci_mem_offset); | |
1576 | pr_debug("PCI: PHB IO offset = %08lx\n", | |
1577 | (unsigned long)hose->io_base_virt - _IO_BASE); | |
1578 | ||
1579 | } | |
1580 |