[POWERPC] Rename cpu_setup_power4.S to cpu_setup_ppc970.S
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / powerpc / kernel / asm-offsets.c
CommitLineData
14cf11af
PM
1/*
2 * This program is used to generate definitions needed by
3 * assembly language modules.
4 *
5 * We use the technique used in the OSF Mach kernel code:
6 * generate asm statements containing #defines,
7 * compile this file to assembler, and then extract the
8 * #defines from the assembly-language output.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15
14cf11af
PM
16#include <linux/signal.h>
17#include <linux/sched.h>
18#include <linux/kernel.h>
19#include <linux/errno.h>
20#include <linux/string.h>
21#include <linux/types.h>
14cf11af
PM
22#include <linux/mman.h>
23#include <linux/mm.h>
d1dead5c 24#ifdef CONFIG_PPC64
14cf11af
PM
25#include <linux/time.h>
26#include <linux/hardirq.h>
d1dead5c
SR
27#else
28#include <linux/ptrace.h>
29#include <linux/suspend.h>
30#endif
31
14cf11af
PM
32#include <asm/io.h>
33#include <asm/page.h>
34#include <asm/pgtable.h>
35#include <asm/processor.h>
14cf11af
PM
36#include <asm/cputable.h>
37#include <asm/thread_info.h>
033ef338 38#include <asm/rtas.h>
a7f290da 39#include <asm/vdso_datapage.h>
14cf11af
PM
40#ifdef CONFIG_PPC64
41#include <asm/paca.h>
42#include <asm/lppaca.h>
14cf11af 43#include <asm/cache.h>
14cf11af 44#include <asm/compat.h>
11a27ad7 45#include <asm/mmu.h>
14cf11af
PM
46#endif
47
48#define DEFINE(sym, val) \
49 asm volatile("\n->" #sym " %0 " #val : : "i" (val))
50
51#define BLANK() asm volatile("\n->" : : )
52
53int main(void)
54{
d1dead5c
SR
55 DEFINE(THREAD, offsetof(struct task_struct, thread));
56 DEFINE(MM, offsetof(struct task_struct, mm));
14cf11af 57#ifdef CONFIG_PPC64
d1dead5c
SR
58 DEFINE(AUDITCONTEXT, offsetof(struct task_struct, audit_context));
59#else
14cf11af 60 DEFINE(THREAD_INFO, offsetof(struct task_struct, thread_info));
14cf11af 61 DEFINE(PTRACE, offsetof(struct task_struct, ptrace));
d1dead5c
SR
62#endif /* CONFIG_PPC64 */
63
14cf11af 64 DEFINE(KSP, offsetof(struct thread_struct, ksp));
14cf11af
PM
65 DEFINE(PT_REGS, offsetof(struct thread_struct, regs));
66 DEFINE(THREAD_FPEXC_MODE, offsetof(struct thread_struct, fpexc_mode));
67 DEFINE(THREAD_FPR0, offsetof(struct thread_struct, fpr[0]));
68 DEFINE(THREAD_FPSCR, offsetof(struct thread_struct, fpscr));
14cf11af
PM
69#ifdef CONFIG_ALTIVEC
70 DEFINE(THREAD_VR0, offsetof(struct thread_struct, vr[0]));
71 DEFINE(THREAD_VRSAVE, offsetof(struct thread_struct, vrsave));
72 DEFINE(THREAD_VSCR, offsetof(struct thread_struct, vscr));
73 DEFINE(THREAD_USED_VR, offsetof(struct thread_struct, used_vr));
74#endif /* CONFIG_ALTIVEC */
d1dead5c
SR
75#ifdef CONFIG_PPC64
76 DEFINE(KSP_VSID, offsetof(struct thread_struct, ksp_vsid));
77#else /* CONFIG_PPC64 */
78 DEFINE(PGDIR, offsetof(struct thread_struct, pgdir));
79 DEFINE(LAST_SYSCALL, offsetof(struct thread_struct, last_syscall));
80#if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)
81 DEFINE(THREAD_DBCR0, offsetof(struct thread_struct, dbcr0));
82 DEFINE(PT_PTRACED, PT_PTRACED);
83#endif
14cf11af
PM
84#ifdef CONFIG_SPE
85 DEFINE(THREAD_EVR0, offsetof(struct thread_struct, evr[0]));
86 DEFINE(THREAD_ACC, offsetof(struct thread_struct, acc));
87 DEFINE(THREAD_SPEFSCR, offsetof(struct thread_struct, spefscr));
88 DEFINE(THREAD_USED_SPE, offsetof(struct thread_struct, used_spe));
89#endif /* CONFIG_SPE */
d1dead5c
SR
90#endif /* CONFIG_PPC64 */
91
92 DEFINE(TI_FLAGS, offsetof(struct thread_info, flags));
f39224a8 93 DEFINE(TI_LOCAL_FLAGS, offsetof(struct thread_info, local_flags));
d1dead5c 94 DEFINE(TI_PREEMPT, offsetof(struct thread_info, preempt_count));
d1dead5c 95 DEFINE(TI_TASK, offsetof(struct thread_info, task));
401d1f02 96#ifdef CONFIG_PPC32
d1dead5c 97 DEFINE(TI_EXECDOMAIN, offsetof(struct thread_info, exec_domain));
d1dead5c 98 DEFINE(TI_CPU, offsetof(struct thread_info, cpu));
033ef338 99#endif /* CONFIG_PPC32 */
d1dead5c
SR
100
101#ifdef CONFIG_PPC64
102 DEFINE(DCACHEL1LINESIZE, offsetof(struct ppc64_caches, dline_size));
103 DEFINE(DCACHEL1LOGLINESIZE, offsetof(struct ppc64_caches, log_dline_size));
104 DEFINE(DCACHEL1LINESPERPAGE, offsetof(struct ppc64_caches, dlines_per_page));
105 DEFINE(ICACHEL1LINESIZE, offsetof(struct ppc64_caches, iline_size));
106 DEFINE(ICACHEL1LOGLINESIZE, offsetof(struct ppc64_caches, log_iline_size));
107 DEFINE(ICACHEL1LINESPERPAGE, offsetof(struct ppc64_caches, ilines_per_page));
d1dead5c
SR
108 /* paca */
109 DEFINE(PACA_SIZE, sizeof(struct paca_struct));
110 DEFINE(PACAPACAINDEX, offsetof(struct paca_struct, paca_index));
111 DEFINE(PACAPROCSTART, offsetof(struct paca_struct, cpu_start));
112 DEFINE(PACAKSAVE, offsetof(struct paca_struct, kstack));
113 DEFINE(PACACURRENT, offsetof(struct paca_struct, __current));
114 DEFINE(PACASAVEDMSR, offsetof(struct paca_struct, saved_msr));
115 DEFINE(PACASTABREAL, offsetof(struct paca_struct, stab_real));
116 DEFINE(PACASTABVIRT, offsetof(struct paca_struct, stab_addr));
117 DEFINE(PACASTABRR, offsetof(struct paca_struct, stab_rr));
118 DEFINE(PACAR1, offsetof(struct paca_struct, saved_r1));
119 DEFINE(PACATOC, offsetof(struct paca_struct, kernel_toc));
120 DEFINE(PACAPROCENABLED, offsetof(struct paca_struct, proc_enabled));
121 DEFINE(PACASLBCACHE, offsetof(struct paca_struct, slb_cache));
122 DEFINE(PACASLBCACHEPTR, offsetof(struct paca_struct, slb_cache_ptr));
123 DEFINE(PACACONTEXTID, offsetof(struct paca_struct, context.id));
bf72aeba
PM
124 DEFINE(PACACONTEXTSLLP, offsetof(struct paca_struct, context.sllp));
125 DEFINE(PACAVMALLOCSLLP, offsetof(struct paca_struct, vmalloc_sllp));
d1dead5c
SR
126#ifdef CONFIG_HUGETLB_PAGE
127 DEFINE(PACALOWHTLBAREAS, offsetof(struct paca_struct, context.low_htlb_areas));
128 DEFINE(PACAHIGHHTLBAREAS, offsetof(struct paca_struct, context.high_htlb_areas));
129#endif /* CONFIG_HUGETLB_PAGE */
d1dead5c
SR
130 DEFINE(PACA_EXGEN, offsetof(struct paca_struct, exgen));
131 DEFINE(PACA_EXMC, offsetof(struct paca_struct, exmc));
132 DEFINE(PACA_EXSLB, offsetof(struct paca_struct, exslb));
d1dead5c 133 DEFINE(PACAEMERGSP, offsetof(struct paca_struct, emergency_sp));
3356bb9f 134 DEFINE(PACALPPACAPTR, offsetof(struct paca_struct, lppaca_ptr));
d1dead5c 135 DEFINE(PACAHWCPUID, offsetof(struct paca_struct, hw_cpu_id));
c6622f63
PM
136 DEFINE(PACA_STARTPURR, offsetof(struct paca_struct, startpurr));
137 DEFINE(PACA_USER_TIME, offsetof(struct paca_struct, user_time));
138 DEFINE(PACA_SYSTEM_TIME, offsetof(struct paca_struct, system_time));
2f6093c8 139 DEFINE(PACA_SLBSHADOWPTR, offsetof(struct paca_struct, slb_shadow_ptr));
d1dead5c 140
11a27ad7
MN
141 DEFINE(SLBSHADOW_STACKVSID,
142 offsetof(struct slb_shadow, save_area[SLB_NUM_BOLTED - 1].vsid));
143 DEFINE(SLBSHADOW_STACKESID,
144 offsetof(struct slb_shadow, save_area[SLB_NUM_BOLTED - 1].esid));
d1dead5c
SR
145 DEFINE(LPPACASRR0, offsetof(struct lppaca, saved_srr0));
146 DEFINE(LPPACASRR1, offsetof(struct lppaca, saved_srr1));
147 DEFINE(LPPACAANYINT, offsetof(struct lppaca, int_dword.any_int));
148 DEFINE(LPPACADECRINT, offsetof(struct lppaca, int_dword.fields.decr_int));
2f6093c8 149 DEFINE(SLBSHADOW_SAVEAREA, offsetof(struct slb_shadow, save_area));
033ef338 150#endif /* CONFIG_PPC64 */
d1dead5c
SR
151
152 /* RTAS */
153 DEFINE(RTASBASE, offsetof(struct rtas_t, base));
154 DEFINE(RTASENTRY, offsetof(struct rtas_t, entry));
d1dead5c 155
14cf11af
PM
156 /* Interrupt register frame */
157 DEFINE(STACK_FRAME_OVERHEAD, STACK_FRAME_OVERHEAD);
158#ifndef CONFIG_PPC64
159 DEFINE(INT_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs));
d1dead5c 160#else /* CONFIG_PPC64 */
14cf11af 161 DEFINE(SWITCH_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs));
14cf11af
PM
162 /* 288 = # of volatile regs, int & fp, for leaf routines */
163 /* which do not stack a frame. See the PPC64 ABI. */
164 DEFINE(INT_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs) + 288);
d1dead5c
SR
165 /* Create extra stack space for SRR0 and SRR1 when calling prom/rtas. */
166 DEFINE(PROM_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs) + 16);
167 DEFINE(RTAS_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs) + 16);
168#endif /* CONFIG_PPC64 */
14cf11af
PM
169 DEFINE(GPR0, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[0]));
170 DEFINE(GPR1, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[1]));
171 DEFINE(GPR2, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[2]));
172 DEFINE(GPR3, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[3]));
173 DEFINE(GPR4, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[4]));
174 DEFINE(GPR5, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[5]));
175 DEFINE(GPR6, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[6]));
176 DEFINE(GPR7, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[7]));
177 DEFINE(GPR8, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[8]));
178 DEFINE(GPR9, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[9]));
179 DEFINE(GPR10, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[10]));
180 DEFINE(GPR11, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[11]));
181 DEFINE(GPR12, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[12]));
182 DEFINE(GPR13, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[13]));
d1dead5c 183#ifndef CONFIG_PPC64
14cf11af
PM
184 DEFINE(GPR14, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[14]));
185 DEFINE(GPR15, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[15]));
186 DEFINE(GPR16, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[16]));
187 DEFINE(GPR17, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[17]));
188 DEFINE(GPR18, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[18]));
189 DEFINE(GPR19, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[19]));
190 DEFINE(GPR20, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[20]));
191 DEFINE(GPR21, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[21]));
192 DEFINE(GPR22, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[22]));
193 DEFINE(GPR23, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[23]));
194 DEFINE(GPR24, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[24]));
195 DEFINE(GPR25, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[25]));
196 DEFINE(GPR26, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[26]));
197 DEFINE(GPR27, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[27]));
198 DEFINE(GPR28, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[28]));
199 DEFINE(GPR29, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[29]));
200 DEFINE(GPR30, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[30]));
201 DEFINE(GPR31, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[31]));
d1dead5c 202#endif /* CONFIG_PPC64 */
14cf11af
PM
203 /*
204 * Note: these symbols include _ because they overlap with special
205 * register names
206 */
207 DEFINE(_NIP, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, nip));
208 DEFINE(_MSR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, msr));
209 DEFINE(_CTR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, ctr));
210 DEFINE(_LINK, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, link));
211 DEFINE(_CCR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, ccr));
14cf11af
PM
212 DEFINE(_XER, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, xer));
213 DEFINE(_DAR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dar));
214 DEFINE(_DSISR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dsisr));
d1dead5c
SR
215 DEFINE(ORIG_GPR3, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, orig_gpr3));
216 DEFINE(RESULT, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, result));
d73e0c99 217 DEFINE(_TRAP, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, trap));
d1dead5c
SR
218#ifndef CONFIG_PPC64
219 DEFINE(_MQ, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, mq));
220 /*
221 * The PowerPC 400-class & Book-E processors have neither the DAR
222 * nor the DSISR SPRs. Hence, we overload them to hold the similar
223 * DEAR and ESR SPRs for such processors. For critical interrupts
224 * we use them to hold SRR0 and SRR1.
14cf11af
PM
225 */
226 DEFINE(_DEAR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dar));
227 DEFINE(_ESR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dsisr));
d1dead5c 228#else /* CONFIG_PPC64 */
d1dead5c
SR
229 DEFINE(SOFTE, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, softe));
230
231 /* These _only_ to be used with {PROM,RTAS}_FRAME_SIZE!!! */
232 DEFINE(_SRR0, STACK_FRAME_OVERHEAD+sizeof(struct pt_regs));
233 DEFINE(_SRR1, STACK_FRAME_OVERHEAD+sizeof(struct pt_regs)+8);
234#endif /* CONFIG_PPC64 */
235
14cf11af
PM
236 DEFINE(CLONE_VM, CLONE_VM);
237 DEFINE(CLONE_UNTRACED, CLONE_UNTRACED);
d1dead5c
SR
238
239#ifndef CONFIG_PPC64
14cf11af 240 DEFINE(MM_PGD, offsetof(struct mm_struct, pgd));
d1dead5c 241#endif /* ! CONFIG_PPC64 */
14cf11af
PM
242
243 /* About the CPU features table */
244 DEFINE(CPU_SPEC_ENTRY_SIZE, sizeof(struct cpu_spec));
245 DEFINE(CPU_SPEC_PVR_MASK, offsetof(struct cpu_spec, pvr_mask));
246 DEFINE(CPU_SPEC_PVR_VALUE, offsetof(struct cpu_spec, pvr_value));
247 DEFINE(CPU_SPEC_FEATURES, offsetof(struct cpu_spec, cpu_features));
248 DEFINE(CPU_SPEC_SETUP, offsetof(struct cpu_spec, cpu_setup));
249
d1dead5c
SR
250#ifndef CONFIG_PPC64
251 DEFINE(pbe_address, offsetof(struct pbe, address));
252 DEFINE(pbe_orig_address, offsetof(struct pbe, orig_address));
253 DEFINE(pbe_next, offsetof(struct pbe, next));
14cf11af 254
fd582ec8 255 DEFINE(TASK_SIZE, TASK_SIZE);
d1dead5c 256 DEFINE(NUM_USER_SEGMENTS, TASK_SIZE>>28);
a7f290da 257#endif /* ! CONFIG_PPC64 */
14cf11af 258
a7f290da
BH
259 /* datapage offsets for use by vdso */
260 DEFINE(CFG_TB_ORIG_STAMP, offsetof(struct vdso_data, tb_orig_stamp));
261 DEFINE(CFG_TB_TICKS_PER_SEC, offsetof(struct vdso_data, tb_ticks_per_sec));
262 DEFINE(CFG_TB_TO_XS, offsetof(struct vdso_data, tb_to_xs));
263 DEFINE(CFG_STAMP_XSEC, offsetof(struct vdso_data, stamp_xsec));
264 DEFINE(CFG_TB_UPDATE_COUNT, offsetof(struct vdso_data, tb_update_count));
265 DEFINE(CFG_TZ_MINUTEWEST, offsetof(struct vdso_data, tz_minuteswest));
266 DEFINE(CFG_TZ_DSTTIME, offsetof(struct vdso_data, tz_dsttime));
267 DEFINE(CFG_SYSCALL_MAP32, offsetof(struct vdso_data, syscall_map_32));
268 DEFINE(WTOM_CLOCK_SEC, offsetof(struct vdso_data, wtom_clock_sec));
269 DEFINE(WTOM_CLOCK_NSEC, offsetof(struct vdso_data, wtom_clock_nsec));
270#ifdef CONFIG_PPC64
271 DEFINE(CFG_SYSCALL_MAP64, offsetof(struct vdso_data, syscall_map_64));
14cf11af
PM
272 DEFINE(TVAL64_TV_SEC, offsetof(struct timeval, tv_sec));
273 DEFINE(TVAL64_TV_USEC, offsetof(struct timeval, tv_usec));
274 DEFINE(TVAL32_TV_SEC, offsetof(struct compat_timeval, tv_sec));
275 DEFINE(TVAL32_TV_USEC, offsetof(struct compat_timeval, tv_usec));
0c37ec2a
BH
276 DEFINE(TSPC64_TV_SEC, offsetof(struct timespec, tv_sec));
277 DEFINE(TSPC64_TV_NSEC, offsetof(struct timespec, tv_nsec));
a7f290da
BH
278 DEFINE(TSPC32_TV_SEC, offsetof(struct compat_timespec, tv_sec));
279 DEFINE(TSPC32_TV_NSEC, offsetof(struct compat_timespec, tv_nsec));
280#else
281 DEFINE(TVAL32_TV_SEC, offsetof(struct timeval, tv_sec));
282 DEFINE(TVAL32_TV_USEC, offsetof(struct timeval, tv_usec));
0c37ec2a
BH
283 DEFINE(TSPC32_TV_SEC, offsetof(struct timespec, tv_sec));
284 DEFINE(TSPC32_TV_NSEC, offsetof(struct timespec, tv_nsec));
a7f290da
BH
285#endif
286 /* timeval/timezone offsets for use by vdso */
14cf11af
PM
287 DEFINE(TZONE_TZ_MINWEST, offsetof(struct timezone, tz_minuteswest));
288 DEFINE(TZONE_TZ_DSTTIME, offsetof(struct timezone, tz_dsttime));
a7f290da
BH
289
290 /* Other bits used by the vdso */
291 DEFINE(CLOCK_REALTIME, CLOCK_REALTIME);
292 DEFINE(CLOCK_MONOTONIC, CLOCK_MONOTONIC);
293 DEFINE(NSEC_PER_SEC, NSEC_PER_SEC);
294 DEFINE(CLOCK_REALTIME_RES, TICK_NSEC);
295
14cf11af
PM
296 return 0;
297}