Merge tag 'v3.10.85' into update
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / mips / lantiq / prom.c
CommitLineData
171bb2f1
JC
1/*
2 * This program is free software; you can redistribute it and/or modify it
3 * under the terms of the GNU General Public License version 2 as published
4 * by the Free Software Foundation.
5 *
6 * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
7 */
8
4af92e7a 9#include <linux/export.h>
171bb2f1 10#include <linux/clk.h>
a9188bc1 11#include <linux/bootmem.h>
a0392222 12#include <linux/of_platform.h>
a9188bc1
JC
13#include <linux/of_fdt.h>
14
171bb2f1
JC
15#include <asm/bootinfo.h>
16#include <asm/time.h>
17
18#include <lantiq.h>
19
20#include "prom.h"
21#include "clk.h"
22
a0392222
JC
23/* access to the ebu needs to be locked between different drivers */
24DEFINE_SPINLOCK(ebu_lock);
25EXPORT_SYMBOL_GPL(ebu_lock);
171bb2f1 26
a0392222
JC
27/*
28 * this struct is filled by the soc specific detection code and holds
29 * information about the specific soc type, revision and name
30 */
31static struct ltq_soc_info soc_info;
171bb2f1 32
171bb2f1
JC
33const char *get_system_type(void)
34{
35 return soc_info.sys_type;
36}
37
38void prom_free_prom_memory(void)
39{
40}
41
42static void __init prom_init_cmdline(void)
43{
44 int argc = fw_arg0;
45 char **argv = (char **) KSEG1ADDR(fw_arg1);
46 int i;
47
730fa039
TL
48 arcs_cmdline[0] = '\0';
49
171bb2f1 50 for (i = 0; i < argc; i++) {
730fa039 51 char *p = (char *) KSEG1ADDR(argv[i]);
171bb2f1 52
730fa039 53 if (CPHYSADDR(p) && *p) {
171bb2f1
JC
54 strlcat(arcs_cmdline, p, sizeof(arcs_cmdline));
55 strlcat(arcs_cmdline, " ", sizeof(arcs_cmdline));
56 }
57 }
58}
59
a0392222 60void __init plat_mem_setup(void)
171bb2f1 61{
a0392222
JC
62 ioport_resource.start = IOPORT_RESOURCE_START;
63 ioport_resource.end = IOPORT_RESOURCE_END;
64 iomem_resource.start = IOMEM_RESOURCE_START;
65 iomem_resource.end = IOMEM_RESOURCE_END;
66
67 set_io_port_base((unsigned long) KSEG1);
68
69 /*
70 * Load the builtin devicetree. This causes the chosen node to be
71 * parsed resulting in our memory appearing
72 */
73 __dt_setup_arch(&__dtb_start);
74}
171bb2f1 75
a9188bc1
JC
76void __init device_tree_init(void)
77{
78 unsigned long base, size;
79
80 if (!initial_boot_params)
81 return;
82
83 base = virt_to_phys((void *)initial_boot_params);
84 size = be32_to_cpu(initial_boot_params->totalsize);
85
86 /* Before we do anything, lets reserve the dt blob */
87 reserve_bootmem(base, size, BOOTMEM_DEFAULT);
88
89 unflatten_device_tree();
a9188bc1
JC
90}
91
a0392222
JC
92void __init prom_init(void)
93{
94 /* call the soc specific detetcion code and get it to fill soc_info */
171bb2f1 95 ltq_soc_detect(&soc_info);
a0392222
JC
96 snprintf(soc_info.sys_type, LTQ_SYS_TYPE_LEN - 1, "%s rev %s",
97 soc_info.name, soc_info.rev_type);
171bb2f1
JC
98 soc_info.sys_type[LTQ_SYS_TYPE_LEN - 1] = '\0';
99 pr_info("SoC: %s\n", soc_info.sys_type);
100 prom_init_cmdline();
a8d096ef
JC
101
102#if defined(CONFIG_MIPS_MT_SMP)
103 if (register_vsmp_smp_ops())
104 panic("failed to register_vsmp_smp_ops()");
105#endif
171bb2f1 106}
a0392222
JC
107
108int __init plat_of_setup(void)
109{
110 static struct of_device_id of_ids[3];
111
112 if (!of_have_populated_dt())
113 panic("device tree not present");
114
115 strncpy(of_ids[0].compatible, soc_info.compatible,
116 sizeof(of_ids[0].compatible));
117 strncpy(of_ids[1].compatible, "simple-bus",
118 sizeof(of_ids[1].compatible));
a15d129a 119 return of_platform_populate(NULL, of_ids, NULL, NULL);
a0392222
JC
120}
121
122arch_initcall(plat_of_setup);