[ARM] SMDK6410: Add availability of second hsmmc channel
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / arm / mach-s3c6410 / mach-smdk6410.c
CommitLineData
5718df9d
BD
1/* linux/arch/arm/mach-s3c6410/mach-smdk6410.c
2 *
3 * Copyright 2008 Openmoko, Inc.
4 * Copyright 2008 Simtec Electronics
5 * Ben Dooks <ben@simtec.co.uk>
6 * http://armlinux.simtec.co.uk/
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12*/
13
14#include <linux/kernel.h>
15#include <linux/types.h>
16#include <linux/interrupt.h>
17#include <linux/list.h>
18#include <linux/timer.h>
19#include <linux/init.h>
20#include <linux/serial_core.h>
21#include <linux/platform_device.h>
22#include <linux/io.h>
096941ed 23#include <linux/i2c.h>
5718df9d
BD
24
25#include <asm/mach/arch.h>
26#include <asm/mach/map.h>
27#include <asm/mach/irq.h>
28
29#include <mach/hardware.h>
30#include <mach/map.h>
31
32#include <asm/irq.h>
33#include <asm/mach-types.h>
34
35#include <plat/regs-serial.h>
d85fa24c 36#include <plat/iic.h>
5718df9d
BD
37
38#include <plat/s3c6410.h>
39#include <plat/clock.h>
40#include <plat/devs.h>
41#include <plat/cpu.h>
42
43#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
44#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
45#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
46
47static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
48 [0] = {
49 .hwport = 0,
50 .flags = 0,
51 .ucon = 0x3c5,
52 .ulcon = 0x03,
53 .ufcon = 0x51,
54 },
55 [1] = {
56 .hwport = 1,
57 .flags = 0,
58 .ucon = 0x3c5,
59 .ulcon = 0x03,
60 .ufcon = 0x51,
61 },
62};
63
64struct map_desc smdk6410_iodesc[] = {};
65
66static struct platform_device *smdk6410_devices[] __initdata = {
b24636cf 67#ifdef CONFIG_SMDK6410_SD_CH0
39057f23 68 &s3c_device_hsmmc0,
b24636cf
BD
69#endif
70#ifdef CONFIG_SMDK6410_SD_CH1
71 &s3c_device_hsmmc1,
72#endif
d85fa24c 73 &s3c_device_i2c0,
d7ea3743 74 &s3c_device_i2c1,
5718df9d
BD
75};
76
096941ed
BD
77static struct i2c_board_info i2c_devs0[] __initdata = {
78 { I2C_BOARD_INFO("24c08", 0x50), },
79 { I2C_BOARD_INFO("WM8580", 0X1b), },
80};
81
82static struct i2c_board_info i2c_devs1[] __initdata = {
83 { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
84};
85
5718df9d
BD
86extern void s3c64xx_init_io(struct map_desc *, int);
87
88static void __init smdk6410_map_io(void)
89{
90 s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
91 s3c24xx_init_clocks(12000000);
92 s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
93}
94
95static void __init smdk6410_machine_init(void)
96{
d85fa24c 97 s3c_i2c0_set_platdata(NULL);
d7ea3743 98 s3c_i2c1_set_platdata(NULL);
096941ed
BD
99
100 i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
101 i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
102
5718df9d
BD
103 platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
104}
105
106MACHINE_START(SMDK6410, "SMDK6410")
107 /* Maintainer: Ben Dooks <ben@fluff.org> */
108 .phys_io = S3C_PA_UART & 0xfff00000,
109 .io_pg_offst = (((u32)S3C_VA_UART) >> 18) & 0xfffc,
110 .boot_params = S3C64XX_PA_SDRAM + 0x100,
111
112 .init_irq = s3c6410_init_irq,
113 .map_io = smdk6410_map_io,
114 .init_machine = smdk6410_machine_init,
115 .timer = &s3c24xx_timer,
116MACHINE_END