ARM: OMAP2+: Mark omap_hsmmc_init and omap_mux related functions as __init
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / arm / mach-omap2 / sr_device.c
CommitLineData
0c0a5d61
TG
1/*
2 * OMAP3/OMAP4 smartreflex device file
3 *
4 * Author: Thara Gopinath <thara@ti.com>
5 *
6 * Based originally on code from smartreflex.c
7 * Copyright (C) 2010 Texas Instruments, Inc.
8 * Thara Gopinath <thara@ti.com>
9 *
10 * Copyright (C) 2008 Nokia Corporation
11 * Kalle Jokiniemi
12 *
13 * Copyright (C) 2007 Texas Instruments, Inc.
14 * Lesly A M <x0080970@ti.com>
15 *
16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License version 2 as
18 * published by the Free Software Foundation.
19 */
20
21#include <linux/err.h>
22#include <linux/slab.h>
b35cecf9 23#include <linux/io.h>
0c0a5d61
TG
24
25#include <plat/omap_device.h>
0c0a5d61 26
7328ff4d 27#include "smartreflex.h"
e1d6f472 28#include "voltage.h"
0c0a5d61 29#include "control.h"
d0eadf6d 30#include "pm.h"
0c0a5d61
TG
31
32static bool sr_enable_on_init;
33
0c0a5d61
TG
34/* Read EFUSE values from control registers for OMAP3430 */
35static void __init sr_set_nvalues(struct omap_volt_data *volt_data,
36 struct omap_sr_data *sr_data)
37{
38 struct omap_sr_nvalue_table *nvalue_table;
39 int i, count = 0;
40
41 while (volt_data[count].volt_nominal)
42 count++;
43
44 nvalue_table = kzalloc(sizeof(struct omap_sr_nvalue_table)*count,
45 GFP_KERNEL);
46
47 for (i = 0; i < count; i++) {
b35cecf9
TG
48 u32 v;
49 /*
50 * In OMAP4 the efuse registers are 24 bit aligned.
51 * A __raw_readl will fail for non-32 bit aligned address
52 * and hence the 8-bit read and shift.
53 */
54 if (cpu_is_omap44xx()) {
55 u16 offset = volt_data[i].sr_efuse_offs;
56
57 v = omap_ctrl_readb(offset) |
58 omap_ctrl_readb(offset + 1) << 8 |
59 omap_ctrl_readb(offset + 2) << 16;
60 } else {
61 v = omap_ctrl_readl(volt_data[i].sr_efuse_offs);
62 }
0c0a5d61
TG
63
64 nvalue_table[i].efuse_offs = volt_data[i].sr_efuse_offs;
65 nvalue_table[i].nvalue = v;
66 }
67
68 sr_data->nvalue_table = nvalue_table;
69 sr_data->nvalue_count = count;
70}
71
72static int sr_dev_init(struct omap_hwmod *oh, void *user)
73{
74 struct omap_sr_data *sr_data;
3528c58e 75 struct platform_device *pdev;
0c0a5d61
TG
76 struct omap_volt_data *volt_data;
77 char *name = "smartreflex";
78 static int i;
79
80 sr_data = kzalloc(sizeof(struct omap_sr_data), GFP_KERNEL);
81 if (!sr_data) {
82 pr_err("%s: Unable to allocate memory for %s sr_data.Error!\n",
83 __func__, oh->name);
84 return -ENOMEM;
85 }
86
87 if (!oh->vdd_name) {
88 pr_err("%s: No voltage domain specified for %s."
89 "Cannot initialize\n", __func__, oh->name);
90 goto exit;
91 }
92
93 sr_data->ip_type = oh->class->rev;
94 sr_data->senn_mod = 0x1;
95 sr_data->senp_mod = 0x1;
96
81a60482 97 sr_data->voltdm = voltdm_lookup(oh->vdd_name);
0c0a5d61
TG
98 if (IS_ERR(sr_data->voltdm)) {
99 pr_err("%s: Unable to get voltage domain pointer for VDD %s\n",
100 __func__, oh->vdd_name);
101 goto exit;
102 }
103
104 omap_voltage_get_volttable(sr_data->voltdm, &volt_data);
105 if (!volt_data) {
106 pr_warning("%s: No Voltage table registerd fo VDD%d."
107 "Something really wrong\n\n", __func__, i + 1);
108 goto exit;
109 }
110
111 sr_set_nvalues(volt_data, sr_data);
112
113 sr_data->enable_on_init = sr_enable_on_init;
114
3528c58e 115 pdev = omap_device_build(name, i, oh, sr_data, sizeof(*sr_data),
f718e2c0 116 NULL, 0, 0);
3528c58e 117 if (IS_ERR(pdev))
0c0a5d61
TG
118 pr_warning("%s: Could not build omap_device for %s: %s.\n\n",
119 __func__, name, oh->name);
120exit:
121 i++;
122 kfree(sr_data);
123 return 0;
124}
125
126/*
127 * API to be called from board files to enable smartreflex
128 * autocompensation at init.
129 */
130void __init omap_enable_smartreflex_on_init(void)
131{
132 sr_enable_on_init = true;
133}
134
135int __init omap_devinit_smartreflex(void)
136{
137 return omap_hwmod_for_each_by_class("smartreflex", sr_dev_init, NULL);
138}