ARM: OMAP: clock: split plat/clkdev_omap.h into OMAP1/2 files
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / arm / mach-omap2 / serial.c
CommitLineData
1dbae815 1/*
f30c2269 2 * arch/arm/mach-omap2/serial.c
1dbae815
TL
3 *
4 * OMAP2 serial support.
5 *
6e81176d 6 * Copyright (C) 2005-2008 Nokia Corporation
1dbae815
TL
7 * Author: Paul Mundt <paul.mundt@nokia.com>
8 *
4af4016c
KH
9 * Major rework for PM support by Kevin Hilman
10 *
1dbae815
TL
11 * Based off of arch/arm/mach-omap/omap1/serial.c
12 *
44169075
SS
13 * Copyright (C) 2009 Texas Instruments
14 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com
15 *
1dbae815
TL
16 * This file is subject to the terms and conditions of the GNU General Public
17 * License. See the file "COPYING" in the main directory of this archive
18 * for more details.
19 */
20#include <linux/kernel.h>
21#include <linux/init.h>
f8ce2547 22#include <linux/clk.h>
fced80c7 23#include <linux/io.h>
e03d37d8 24#include <linux/delay.h>
6f251e9d
KH
25#include <linux/platform_device.h>
26#include <linux/slab.h>
3244fcd2 27#include <linux/pm_runtime.h>
0d8e2d0d 28#include <linux/console.h>
6f251e9d 29
6f251e9d 30#include <plat/omap-serial.h>
2b6c4e73 31#include <plat-omap/dma-omap.h>
7d7e1eba 32#include <plat/serial.h>
4af4016c 33
2a296c8f
TL
34#include "common.h"
35#include "omap_hwmod.h"
36#include "omap_device.h"
1d5aef49 37#include "omap-pm.h"
59fb659b 38#include "prm2xxx_3xxx.h"
4af4016c 39#include "pm.h"
59fb659b 40#include "cm2xxx_3xxx.h"
4af4016c 41#include "prm-regbits-34xx.h"
4814ced5 42#include "control.h"
40e44399 43#include "mux.h"
4af4016c 44
301fe8ee 45/*
c86845db
D
46 * NOTE: By default the serial auto_suspend timeout is disabled as it causes
47 * lost characters over the serial ports. This means that the UART clocks will
48 * stay on until power/autosuspend_delay is set for the uart from sysfs.
49 * This also causes that any deeper omap sleep states are blocked.
301fe8ee 50 */
c86845db 51#define DEFAULT_AUTOSUSPEND_DELAY -1
4af4016c 52
6f251e9d
KH
53#define MAX_UART_HWMOD_NAME_LEN 16
54
4af4016c
KH
55struct omap_uart_state {
56 int num;
4af4016c 57
4af4016c 58 struct list_head node;
6f251e9d 59 struct omap_hwmod *oh;
91930652 60 struct omap_device_pad default_omap_uart_pads[2];
4af4016c
KH
61};
62
4af4016c 63static LIST_HEAD(uart_list);
6f251e9d 64static u8 num_uarts;
8612bd22 65static u8 console_uart_id = -1;
08f86b3e 66static u8 no_console_suspend;
36fc2d15 67static u8 uart_debug;
1dbae815 68
a9e210e0 69#define DEFAULT_RXDMA_POLLRATE 1 /* RX DMA polling rate (us) */
c86845db 70#define DEFAULT_RXDMA_BUFSIZE 4096 /* RX DMA buffer size */
a9e210e0 71#define DEFAULT_RXDMA_TIMEOUT (3 * HZ)/* RX DMA timeout (jiffies) */
c86845db
D
72
73static struct omap_uart_port_info omap_serial_default_info[] __initdata = {
74 {
75 .dma_enabled = false,
76 .dma_rx_buf_size = DEFAULT_RXDMA_BUFSIZE,
a9e210e0 77 .dma_rx_poll_rate = DEFAULT_RXDMA_POLLRATE,
c86845db
D
78 .dma_rx_timeout = DEFAULT_RXDMA_TIMEOUT,
79 .autosuspend_timeout = DEFAULT_AUTOSUSPEND_DELAY,
80 },
81};
82
4af4016c 83#ifdef CONFIG_PM
d8ee4ea6 84static void omap_uart_enable_wakeup(struct device *dev, bool enable)
4af4016c 85{
d8ee4ea6 86 struct platform_device *pdev = to_platform_device(dev);
62f3ec5f 87 struct omap_device *od = to_omap_device(pdev);
4af4016c 88
62f3ec5f
G
89 if (!od)
90 return;
4af4016c 91
62f3ec5f
G
92 if (enable)
93 omap_hwmod_enable_wakeup(od->hwmods[0]);
94 else
95 omap_hwmod_disable_wakeup(od->hwmods[0]);
ba87a9be
JH
96}
97
94734749
G
98/*
99 * Errata i291: [UART]:Cannot Acknowledge Idle Requests
100 * in Smartidle Mode When Configured for DMA Operations.
101 * WA: configure uart in force idle mode.
102 */
d8ee4ea6 103static void omap_uart_set_noidle(struct device *dev)
94734749 104{
d8ee4ea6 105 struct platform_device *pdev = to_platform_device(dev);
94734749
G
106 struct omap_device *od = to_omap_device(pdev);
107
108 omap_hwmod_set_slave_idlemode(od->hwmods[0], HWMOD_IDLEMODE_NO);
109}
110
d8ee4ea6 111static void omap_uart_set_smartidle(struct device *dev)
94734749 112{
d8ee4ea6 113 struct platform_device *pdev = to_platform_device(dev);
94734749 114 struct omap_device *od = to_omap_device(pdev);
5ae256dc 115 u8 idlemode;
94734749 116
5ae256dc
SS
117 if (od->hwmods[0]->class->sysc->idlemodes & SIDLE_SMART_WKUP)
118 idlemode = HWMOD_IDLEMODE_SMART_WKUP;
119 else
120 idlemode = HWMOD_IDLEMODE_SMART;
121
122 omap_hwmod_set_slave_idlemode(od->hwmods[0], idlemode);
94734749
G
123}
124
4af4016c 125#else
d8ee4ea6 126static void omap_uart_enable_wakeup(struct device *dev, bool enable)
62f3ec5f 127{}
d8ee4ea6
FB
128static void omap_uart_set_noidle(struct device *dev) {}
129static void omap_uart_set_smartidle(struct device *dev) {}
4af4016c
KH
130#endif /* CONFIG_PM */
131
7496ba30 132#ifdef CONFIG_OMAP_MUX
91930652
G
133
134#define OMAP_UART_DEFAULT_PAD_NAME_LEN 28
135static char rx_pad_name[OMAP_UART_DEFAULT_PAD_NAME_LEN],
136 tx_pad_name[OMAP_UART_DEFAULT_PAD_NAME_LEN] __initdata;
137
138static void __init
139omap_serial_fill_uart_tx_rx_pads(struct omap_board_data *bdata,
140 struct omap_uart_state *uart)
141{
142 uart->default_omap_uart_pads[0].name = rx_pad_name;
143 uart->default_omap_uart_pads[0].flags = OMAP_DEVICE_PAD_REMUX |
144 OMAP_DEVICE_PAD_WAKEUP;
145 uart->default_omap_uart_pads[0].enable = OMAP_PIN_INPUT |
146 OMAP_MUX_MODE0;
147 uart->default_omap_uart_pads[0].idle = OMAP_PIN_INPUT | OMAP_MUX_MODE0;
148 uart->default_omap_uart_pads[1].name = tx_pad_name;
149 uart->default_omap_uart_pads[1].enable = OMAP_PIN_OUTPUT |
150 OMAP_MUX_MODE0;
151 bdata->pads = uart->default_omap_uart_pads;
152 bdata->pads_cnt = ARRAY_SIZE(uart->default_omap_uart_pads);
153}
154
155static void __init omap_serial_check_wakeup(struct omap_board_data *bdata,
156 struct omap_uart_state *uart)
7496ba30 157{
91930652
G
158 struct omap_mux_partition *tx_partition = NULL, *rx_partition = NULL;
159 struct omap_mux *rx_mux = NULL, *tx_mux = NULL;
160 char *rx_fmt, *tx_fmt;
161 int uart_nr = bdata->id + 1;
162
163 if (bdata->id != 2) {
164 rx_fmt = "uart%d_rx.uart%d_rx";
165 tx_fmt = "uart%d_tx.uart%d_tx";
166 } else {
167 rx_fmt = "uart%d_rx_irrx.uart%d_rx_irrx";
168 tx_fmt = "uart%d_tx_irtx.uart%d_tx_irtx";
169 }
170
171 snprintf(rx_pad_name, OMAP_UART_DEFAULT_PAD_NAME_LEN, rx_fmt,
172 uart_nr, uart_nr);
173 snprintf(tx_pad_name, OMAP_UART_DEFAULT_PAD_NAME_LEN, tx_fmt,
174 uart_nr, uart_nr);
175
176 if (omap_mux_get_by_name(rx_pad_name, &rx_partition, &rx_mux) >= 0 &&
177 omap_mux_get_by_name
178 (tx_pad_name, &tx_partition, &tx_mux) >= 0) {
179 u16 tx_mode, rx_mode;
180
181 tx_mode = omap_mux_read(tx_partition, tx_mux->reg_offset);
182 rx_mode = omap_mux_read(rx_partition, rx_mux->reg_offset);
183
184 /*
185 * Check if uart is used in default tx/rx mode i.e. in mux mode0
186 * if yes then configure rx pin for wake up capability
187 */
188 if (OMAP_MODE_UART(rx_mode) && OMAP_MODE_UART(tx_mode))
189 omap_serial_fill_uart_tx_rx_pads(bdata, uart);
190 }
7496ba30
G
191}
192#else
91930652
G
193static void __init omap_serial_check_wakeup(struct omap_board_data *bdata,
194 struct omap_uart_state *uart)
195{
196}
7496ba30
G
197#endif
198
8c3d4534 199static char *cmdline_find_option(char *str)
8612bd22
G
200{
201 extern char *saved_command_line;
202
203 return strstr(saved_command_line, str);
204}
205
3e16f925 206static int __init omap_serial_early_init(void)
1dbae815 207{
6f251e9d
KH
208 do {
209 char oh_name[MAX_UART_HWMOD_NAME_LEN];
210 struct omap_hwmod *oh;
211 struct omap_uart_state *uart;
8612bd22 212 char uart_name[MAX_UART_HWMOD_NAME_LEN];
21b90340 213
6f251e9d 214 snprintf(oh_name, MAX_UART_HWMOD_NAME_LEN,
969996a5 215 "uart%d", num_uarts + 1);
6f251e9d
KH
216 oh = omap_hwmod_lookup(oh_name);
217 if (!oh)
218 break;
219
220 uart = kzalloc(sizeof(struct omap_uart_state), GFP_KERNEL);
221 if (WARN_ON(!uart))
3e16f925 222 return -ENODEV;
1dbae815 223
6f251e9d 224 uart->oh = oh;
969996a5 225 uart->num = num_uarts++;
6f251e9d 226 list_add_tail(&uart->node, &uart_list);
8612bd22
G
227 snprintf(uart_name, MAX_UART_HWMOD_NAME_LEN,
228 "%s%d", OMAP_SERIAL_NAME, uart->num);
229
230 if (cmdline_find_option(uart_name)) {
231 console_uart_id = uart->num;
08f86b3e 232
36fc2d15
G
233 if (console_loglevel >= 10) {
234 uart_debug = true;
7852ec05
PW
235 pr_info("%s used as console in debug mode: uart%d clocks will not be gated",
236 uart_name, uart->num);
36fc2d15
G
237 }
238
08f86b3e
G
239 if (cmdline_find_option("no_console_suspend"))
240 no_console_suspend = true;
241
8612bd22
G
242 /*
243 * omap-uart can be used for earlyprintk logs
244 * So if omap-uart is used as console then prevent
245 * uart reset and idle to get logs from omap-uart
246 * until uart console driver is available to take
247 * care for console messages.
248 * Idling or resetting omap-uart while printing logs
249 * early boot logs can stall the boot-up.
250 */
251 oh->flags |= HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET;
252 }
6f251e9d 253 } while (1);
3e16f925
TL
254
255 return 0;
b3c6df3a 256}
3e16f925 257core_initcall(omap_serial_early_init);
b3c6df3a 258
f62349ee
MW
259/**
260 * omap_serial_init_port() - initialize single serial port
40e44399 261 * @bdata: port specific board data pointer
c86845db 262 * @info: platform specific data pointer
f62349ee 263 *
40e44399 264 * This function initialies serial driver for given port only.
f62349ee
MW
265 * Platforms can call this function instead of omap_serial_init()
266 * if they don't plan to use all available UARTs as serial ports.
267 *
268 * Don't mix calls to omap_serial_init_port() and omap_serial_init(),
269 * use only one of the two.
270 */
c86845db
D
271void __init omap_serial_init_port(struct omap_board_data *bdata,
272 struct omap_uart_port_info *info)
b3c6df3a 273{
f62349ee 274 struct omap_uart_state *uart;
6f251e9d 275 struct omap_hwmod *oh;
3528c58e 276 struct platform_device *pdev;
6f251e9d
KH
277 void *pdata = NULL;
278 u32 pdata_size = 0;
279 char *name;
6f251e9d 280 struct omap_uart_port_info omap_up;
970a724d 281
40e44399 282 if (WARN_ON(!bdata))
6f251e9d 283 return;
40e44399
TL
284 if (WARN_ON(bdata->id < 0))
285 return;
286 if (WARN_ON(bdata->id >= num_uarts))
e88d556d 287 return;
f62349ee 288
6f251e9d 289 list_for_each_entry(uart, &uart_list, node)
40e44399 290 if (bdata->id == uart->num)
6f251e9d 291 break;
c86845db
D
292 if (!info)
293 info = omap_serial_default_info;
f2eeeae0 294
6f251e9d 295 oh = uart->oh;
6f251e9d
KH
296 name = DRIVER_NAME;
297
c86845db 298 omap_up.dma_enabled = info->dma_enabled;
6f251e9d 299 omap_up.uartclk = OMAP24XX_BASE_BAUD * 16;
273558b3 300 omap_up.flags = UPF_BOOT_AUTOCONF;
ec3bebc6 301 omap_up.get_context_loss_count = omap_pm_get_dev_context_loss_count;
be4b0281 302 omap_up.set_forceidle = omap_uart_set_smartidle;
94734749 303 omap_up.set_noidle = omap_uart_set_noidle;
62f3ec5f 304 omap_up.enable_wakeup = omap_uart_enable_wakeup;
c86845db
D
305 omap_up.dma_rx_buf_size = info->dma_rx_buf_size;
306 omap_up.dma_rx_timeout = info->dma_rx_timeout;
a9e210e0 307 omap_up.dma_rx_poll_rate = info->dma_rx_poll_rate;
c86845db 308 omap_up.autosuspend_timeout = info->autosuspend_timeout;
9574f36f
N
309 omap_up.DTR_gpio = info->DTR_gpio;
310 omap_up.DTR_inverted = info->DTR_inverted;
311 omap_up.DTR_present = info->DTR_present;
94734749 312
6f251e9d
KH
313 pdata = &omap_up;
314 pdata_size = sizeof(struct omap_uart_port_info);
6f251e9d
KH
315
316 if (WARN_ON(!oh))
317 return;
318
3528c58e 319 pdev = omap_device_build(name, uart->num, oh, pdata, pdata_size,
f718e2c0 320 NULL, 0, false);
a032d33b
PW
321 if (IS_ERR(pdev)) {
322 WARN(1, "Could not build omap_device for %s: %s.\n", name,
323 oh->name);
324 return;
325 }
6f251e9d 326
08f86b3e
G
327 if ((console_uart_id == bdata->id) && no_console_suspend)
328 omap_device_disable_idle_on_suspend(pdev);
329
40e44399
TL
330 oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
331
6f251e9d
KH
332 oh->dev_attr = uart;
333
36fc2d15
G
334 if (((cpu_is_omap34xx() || cpu_is_omap44xx()) && bdata->pads)
335 && !uart_debug)
3528c58e 336 device_init_wakeup(&pdev->dev, true);
f62349ee
MW
337}
338
339/**
c86845db
D
340 * omap_serial_board_init() - initialize all supported serial ports
341 * @info: platform specific data pointer
f62349ee
MW
342 *
343 * Initializes all available UARTs as serial ports. Platforms
344 * can call this function when they want to have default behaviour
345 * for serial ports (e.g initialize them all as serial ports).
346 */
c86845db 347void __init omap_serial_board_init(struct omap_uart_port_info *info)
f62349ee 348{
6f251e9d 349 struct omap_uart_state *uart;
40e44399 350 struct omap_board_data bdata;
f62349ee 351
40e44399
TL
352 list_for_each_entry(uart, &uart_list, node) {
353 bdata.id = uart->num;
354 bdata.flags = 0;
355 bdata.pads = NULL;
356 bdata.pads_cnt = 0;
7496ba30 357
91930652 358 omap_serial_check_wakeup(&bdata, uart);
7496ba30 359
c86845db
D
360 if (!info)
361 omap_serial_init_port(&bdata, NULL);
362 else
363 omap_serial_init_port(&bdata, &info[uart->num]);
40e44399 364 }
1dbae815 365}
c86845db
D
366
367/**
368 * omap_serial_init() - initialize all supported serial ports
369 *
370 * Initializes all available UARTs.
371 * Platforms can call this function when they want to have default behaviour
372 * for serial ports (e.g initialize them all as serial ports).
373 */
374void __init omap_serial_init(void)
375{
376 omap_serial_board_init(NULL);
377}