Merge branch 'hwmon-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/groec...
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / arm / mach-lh7a40x / irq-lh7a404.c
CommitLineData
1da177e4
LT
1/* arch/arm/mach-lh7a40x/irq-lh7a404.c
2 *
3 * Copyright (C) 2004 Logic Product Development
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * version 2 as published by the Free Software Foundation.
8 *
9 */
10
11#include <linux/init.h>
12#include <linux/module.h>
13#include <linux/interrupt.h>
1da177e4 14
a09e64fb 15#include <mach/hardware.h>
1da177e4
LT
16#include <asm/irq.h>
17#include <asm/mach/irq.h>
a09e64fb 18#include <mach/irqs.h>
1da177e4 19
411ef7f4
RK
20#include "common.h"
21
1da177e4
LT
22#define USE_PRIORITIES
23
24/* See Documentation/arm/Sharp-LH/VectoredInterruptController for more
25 * information on using the vectored interrupt controller's
26 * prioritizing feature. */
27
28static unsigned char irq_pri_vic1[] = {
29#if defined (USE_PRIORITIES)
638b2666
MS
30 IRQ_GPIO3INTR, /* CPLD */
31 IRQ_DMAM2P4, IRQ_DMAM2P5, /* AC97 */
1da177e4
LT
32#endif
33};
34static unsigned char irq_pri_vic2[] = {
35#if defined (USE_PRIORITIES)
638b2666
MS
36 IRQ_T3UI, /* Timer */
37 IRQ_GPIO7INTR, /* CPLD */
1da177e4 38 IRQ_UART1INTR, IRQ_UART2INTR, IRQ_UART3INTR,
638b2666
MS
39 IRQ_LCDINTR, /* LCD */
40 IRQ_TSCINTR, /* ADC/Touchscreen */
1da177e4
LT
41#endif
42};
43
44 /* CPU IRQ handling */
45
3b7cff66 46static void lh7a404_vic1_mask_irq(struct irq_data *d)
1da177e4 47{
3b7cff66 48 VIC1_INTENCLR = (1 << d->irq);
1da177e4
LT
49}
50
3b7cff66 51static void lh7a404_vic1_unmask_irq(struct irq_data *d)
1da177e4 52{
3b7cff66 53 VIC1_INTEN = (1 << d->irq);
1da177e4
LT
54}
55
3b7cff66 56static void lh7a404_vic2_mask_irq(struct irq_data *d)
1da177e4 57{
3b7cff66 58 VIC2_INTENCLR = (1 << (d->irq - 32));
1da177e4
LT
59}
60
3b7cff66 61static void lh7a404_vic2_unmask_irq(struct irq_data *d)
1da177e4 62{
3b7cff66 63 VIC2_INTEN = (1 << (d->irq - 32));
1da177e4
LT
64}
65
3b7cff66 66static void lh7a404_vic1_ack_gpio_irq(struct irq_data *d)
1da177e4 67{
3b7cff66
LB
68 GPIO_GPIOFEOI = (1 << IRQ_TO_GPIO (d->irq));
69 VIC1_INTENCLR = (1 << d->irq);
1da177e4
LT
70}
71
3b7cff66 72static void lh7a404_vic2_ack_gpio_irq(struct irq_data *d)
1da177e4 73{
3b7cff66
LB
74 GPIO_GPIOFEOI = (1 << IRQ_TO_GPIO (d->irq));
75 VIC2_INTENCLR = (1 << d->irq);
1da177e4
LT
76}
77
38c677cb 78static struct irq_chip lh7a404_vic1_chip = {
3b7cff66
LB
79 .name = "VIC1",
80 .irq_ack = lh7a404_vic1_mask_irq, /* Because level-triggered */
81 .irq_mask = lh7a404_vic1_mask_irq,
82 .irq_unmask = lh7a404_vic1_unmask_irq,
1da177e4
LT
83};
84
38c677cb 85static struct irq_chip lh7a404_vic2_chip = {
3b7cff66
LB
86 .name = "VIC2",
87 .irq_ack = lh7a404_vic2_mask_irq, /* Because level-triggered */
88 .irq_mask = lh7a404_vic2_mask_irq,
89 .irq_unmask = lh7a404_vic2_unmask_irq,
1da177e4
LT
90};
91
38c677cb 92static struct irq_chip lh7a404_gpio_vic1_chip = {
3b7cff66
LB
93 .name = "GPIO-VIC1",
94 .irq_ack = lh7a404_vic1_ack_gpio_irq,
95 .irq_mask = lh7a404_vic1_mask_irq,
96 .irq_unmask = lh7a404_vic1_unmask_irq,
1da177e4
LT
97};
98
38c677cb 99static struct irq_chip lh7a404_gpio_vic2_chip = {
3b7cff66
LB
100 .name = "GPIO-VIC2",
101 .irq_ack = lh7a404_vic2_ack_gpio_irq,
102 .irq_mask = lh7a404_vic2_mask_irq,
103 .irq_unmask = lh7a404_vic2_unmask_irq,
1da177e4
LT
104};
105
106 /* IRQ initialization */
107
638b2666
MS
108#if defined (CONFIG_ARCH_LH7A400) && defined (CONFIG_ARCH_LH7A404)
109extern void* branch_irq_lh7a400;
110#endif
111
1da177e4
LT
112void __init lh7a404_init_irq (void)
113{
114 int irq;
115
638b2666
MS
116#if defined (CONFIG_ARCH_LH7A400) && defined (CONFIG_ARCH_LH7A404)
117#define NOP 0xe1a00000 /* mov r0, r0 */
118 branch_irq_lh7a400 = NOP;
119#endif
120
1da177e4
LT
121 VIC1_INTENCLR = 0xffffffff;
122 VIC2_INTENCLR = 0xffffffff;
123 VIC1_INTSEL = 0; /* All IRQs */
124 VIC2_INTSEL = 0; /* All IRQs */
125 VIC1_NVADDR = VA_VIC1DEFAULT;
126 VIC2_NVADDR = VA_VIC2DEFAULT;
127 VIC1_VECTADDR = 0;
128 VIC2_VECTADDR = 0;
129
130 GPIO_GPIOFINTEN = 0x00; /* Disable all GPIOF interrupts */
131 barrier ();
132
133 /* Install prioritized interrupts, if there are any. */
134 /* The | 0x20*/
135 for (irq = 0; irq < 16; ++irq) {
136 (&VIC1_VAD0)[irq]
137 = (irq < ARRAY_SIZE (irq_pri_vic1))
138 ? (irq_pri_vic1[irq] | VA_VECTORED) : 0;
139 (&VIC1_VECTCNTL0)[irq]
140 = (irq < ARRAY_SIZE (irq_pri_vic1))
141 ? (irq_pri_vic1[irq] | VIC_CNTL_ENABLE) : 0;
142 (&VIC2_VAD0)[irq]
143 = (irq < ARRAY_SIZE (irq_pri_vic2))
144 ? (irq_pri_vic2[irq] | VA_VECTORED) : 0;
145 (&VIC2_VECTCNTL0)[irq]
146 = (irq < ARRAY_SIZE (irq_pri_vic2))
147 ? (irq_pri_vic2[irq] | VIC_CNTL_ENABLE) : 0;
148 }
149
150 for (irq = 0; irq < NR_IRQS; ++irq) {
151 switch (irq) {
152 case IRQ_GPIO0INTR:
153 case IRQ_GPIO1INTR:
154 case IRQ_GPIO2INTR:
155 case IRQ_GPIO3INTR:
156 case IRQ_GPIO4INTR:
157 case IRQ_GPIO5INTR:
158 case IRQ_GPIO6INTR:
159 case IRQ_GPIO7INTR:
160 set_irq_chip (irq, irq < 32
161 ? &lh7a404_gpio_vic1_chip
162 : &lh7a404_gpio_vic2_chip);
10dd5ce2 163 set_irq_handler (irq, handle_level_irq); /* OK default */
1da177e4
LT
164 break;
165 default:
166 set_irq_chip (irq, irq < 32
167 ? &lh7a404_vic1_chip
168 : &lh7a404_vic2_chip);
10dd5ce2 169 set_irq_handler (irq, handle_level_irq);
1da177e4
LT
170 }
171 set_irq_flags (irq, IRQF_VALID);
172 }
173
174 lh7a40x_init_board_irq ();
175}