Commit | Line | Data |
---|---|---|
80eedae6 JB |
1 | /* |
2 | * Copyright (C) 2000 Deep Blue Solutions Ltd | |
3 | * Copyright (C) 2002 Shane Nay (shane@minirl.com) | |
4 | * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
80eedae6 JB |
15 | */ |
16 | ||
17 | #include <linux/platform_device.h> | |
18 | #include <linux/mtd/mtd.h> | |
19 | #include <linux/mtd/map.h> | |
20 | #include <linux/mtd/partitions.h> | |
21 | #include <linux/mtd/physmap.h> | |
c981214a | 22 | #include <linux/i2c.h> |
60c24dc7 | 23 | #include <linux/irq.h> |
a09e64fb RK |
24 | #include <mach/common.h> |
25 | #include <mach/hardware.h> | |
80eedae6 JB |
26 | #include <asm/mach-types.h> |
27 | #include <asm/mach/arch.h> | |
28 | #include <asm/mach/time.h> | |
29 | #include <asm/mach/map.h> | |
a09e64fb | 30 | #include <mach/gpio.h> |
e835d88e | 31 | #include <mach/iomux-mx27.h> |
8d4fd258 | 32 | #include <mach/mxc_nand.h> |
80eedae6 | 33 | |
0e7a29a8 | 34 | #include "devices-imx27.h" |
7e90534a | 35 | |
1faeaab2 UKK |
36 | /* |
37 | * Base address of PBC controller, CS4 | |
38 | */ | |
39 | #define PBC_BASE_ADDRESS 0xf4300000 | |
40 | #define PBC_REG_ADDR(offset) (void __force __iomem *) \ | |
41 | (PBC_BASE_ADDRESS + (offset)) | |
42 | ||
43 | /* When the PBC address connection is fixed in h/w, defined as 1 */ | |
44 | #define PBC_ADDR_SH 0 | |
45 | ||
46 | /* Offsets for the PBC Controller register */ | |
47 | /* | |
48 | * PBC Board version register offset | |
49 | */ | |
50 | #define PBC_VERSION_REG PBC_REG_ADDR(0x00000 >> PBC_ADDR_SH) | |
51 | /* | |
52 | * PBC Board control register 1 set address. | |
53 | */ | |
54 | #define PBC_BCTRL1_SET_REG PBC_REG_ADDR(0x00008 >> PBC_ADDR_SH) | |
55 | /* | |
56 | * PBC Board control register 1 clear address. | |
57 | */ | |
58 | #define PBC_BCTRL1_CLEAR_REG PBC_REG_ADDR(0x0000C >> PBC_ADDR_SH) | |
59 | ||
60 | /* PBC Board Control Register 1 bit definitions */ | |
61 | #define PBC_BCTRL1_LCDON 0x0800 /* Enable the LCD */ | |
62 | ||
63 | /* to determine the correct external crystal reference */ | |
64 | #define CKIH_27MHZ_BIT_SET (1 << 3) | |
65 | ||
6c80ee51 | 66 | static const int mx27ads_pins[] __initconst = { |
c1a6f123 | 67 | /* UART0 */ |
80eedae6 JB |
68 | PE12_PF_UART1_TXD, |
69 | PE13_PF_UART1_RXD, | |
70 | PE14_PF_UART1_CTS, | |
c1a6f123 VB |
71 | PE15_PF_UART1_RTS, |
72 | /* UART1 */ | |
80eedae6 JB |
73 | PE3_PF_UART2_CTS, |
74 | PE4_PF_UART2_RTS, | |
75 | PE6_PF_UART2_TXD, | |
c1a6f123 VB |
76 | PE7_PF_UART2_RXD, |
77 | /* UART2 */ | |
80eedae6 JB |
78 | PE8_PF_UART3_TXD, |
79 | PE9_PF_UART3_RXD, | |
80 | PE10_PF_UART3_CTS, | |
c1a6f123 VB |
81 | PE11_PF_UART3_RTS, |
82 | /* UART3 */ | |
80eedae6 JB |
83 | PB26_AF_UART4_RTS, |
84 | PB28_AF_UART4_TXD, | |
85 | PB29_AF_UART4_CTS, | |
c1a6f123 VB |
86 | PB31_AF_UART4_RXD, |
87 | /* UART4 */ | |
80eedae6 JB |
88 | PB18_AF_UART5_TXD, |
89 | PB19_AF_UART5_RXD, | |
90 | PB20_AF_UART5_CTS, | |
c1a6f123 VB |
91 | PB21_AF_UART5_RTS, |
92 | /* UART5 */ | |
80eedae6 JB |
93 | PB10_AF_UART6_TXD, |
94 | PB12_AF_UART6_CTS, | |
95 | PB11_AF_UART6_RXD, | |
c1a6f123 VB |
96 | PB13_AF_UART6_RTS, |
97 | /* FEC */ | |
80eedae6 JB |
98 | PD0_AIN_FEC_TXD0, |
99 | PD1_AIN_FEC_TXD1, | |
100 | PD2_AIN_FEC_TXD2, | |
101 | PD3_AIN_FEC_TXD3, | |
102 | PD4_AOUT_FEC_RX_ER, | |
103 | PD5_AOUT_FEC_RXD1, | |
104 | PD6_AOUT_FEC_RXD2, | |
105 | PD7_AOUT_FEC_RXD3, | |
106 | PD8_AF_FEC_MDIO, | |
107 | PD9_AIN_FEC_MDC, | |
108 | PD10_AOUT_FEC_CRS, | |
109 | PD11_AOUT_FEC_TX_CLK, | |
110 | PD12_AOUT_FEC_RXD0, | |
111 | PD13_AOUT_FEC_RX_DV, | |
ccfe30a7 | 112 | PD14_AOUT_FEC_RX_CLK, |
80eedae6 JB |
113 | PD15_AOUT_FEC_COL, |
114 | PD16_AIN_FEC_TX_ER, | |
c1a6f123 | 115 | PF23_AIN_FEC_TX_EN, |
c981214a VB |
116 | /* I2C2 */ |
117 | PC5_PF_I2C2_SDA, | |
118 | PC6_PF_I2C2_SCL, | |
11cda13d VB |
119 | /* FB */ |
120 | PA5_PF_LSCLK, | |
121 | PA6_PF_LD0, | |
122 | PA7_PF_LD1, | |
123 | PA8_PF_LD2, | |
124 | PA9_PF_LD3, | |
125 | PA10_PF_LD4, | |
126 | PA11_PF_LD5, | |
127 | PA12_PF_LD6, | |
128 | PA13_PF_LD7, | |
129 | PA14_PF_LD8, | |
130 | PA15_PF_LD9, | |
131 | PA16_PF_LD10, | |
132 | PA17_PF_LD11, | |
133 | PA18_PF_LD12, | |
134 | PA19_PF_LD13, | |
135 | PA20_PF_LD14, | |
136 | PA21_PF_LD15, | |
137 | PA22_PF_LD16, | |
138 | PA23_PF_LD17, | |
139 | PA24_PF_REV, | |
140 | PA25_PF_CLS, | |
141 | PA26_PF_PS, | |
142 | PA27_PF_SPL_SPR, | |
143 | PA28_PF_HSYNC, | |
144 | PA29_PF_VSYNC, | |
145 | PA30_PF_CONTRAST, | |
146 | PA31_PF_OE_ACD, | |
9366d8f6 VB |
147 | /* OWIRE */ |
148 | PE16_AF_OWIRE, | |
60c24dc7 VB |
149 | /* SDHC1*/ |
150 | PE18_PF_SD1_D0, | |
151 | PE19_PF_SD1_D1, | |
152 | PE20_PF_SD1_D2, | |
153 | PE21_PF_SD1_D3, | |
154 | PE22_PF_SD1_CMD, | |
155 | PE23_PF_SD1_CLK, | |
156 | /* SDHC2*/ | |
157 | PB4_PF_SD2_D0, | |
158 | PB5_PF_SD2_D1, | |
159 | PB6_PF_SD2_D2, | |
160 | PB7_PF_SD2_D3, | |
161 | PB8_PF_SD2_CMD, | |
162 | PB9_PF_SD2_CLK, | |
80eedae6 JB |
163 | }; |
164 | ||
0e7a29a8 UKK |
165 | static const struct mxc_nand_platform_data |
166 | mx27ads_nand_board_info __initconst = { | |
8d4fd258 VB |
167 | .width = 1, |
168 | .hw_ecc = 1, | |
169 | }; | |
170 | ||
c1a6f123 VB |
171 | /* ADS's NOR flash */ |
172 | static struct physmap_flash_data mx27ads_flash_data = { | |
173 | .width = 2, | |
174 | }; | |
175 | ||
176 | static struct resource mx27ads_flash_resource = { | |
177 | .start = 0xc0000000, | |
178 | .end = 0xc0000000 + 0x02000000 - 1, | |
179 | .flags = IORESOURCE_MEM, | |
180 | ||
181 | }; | |
182 | ||
183 | static struct platform_device mx27ads_nor_mtd_device = { | |
184 | .name = "physmap-flash", | |
185 | .id = 0, | |
186 | .dev = { | |
187 | .platform_data = &mx27ads_flash_data, | |
188 | }, | |
189 | .num_resources = 1, | |
190 | .resource = &mx27ads_flash_resource, | |
191 | }; | |
192 | ||
c6987159 | 193 | static const struct imxi2c_platform_data mx27ads_i2c1_data __initconst = { |
c981214a VB |
194 | .bitrate = 100000, |
195 | }; | |
196 | ||
197 | static struct i2c_board_info mx27ads_i2c_devices[] = { | |
198 | }; | |
199 | ||
11cda13d VB |
200 | void lcd_power(int on) |
201 | { | |
202 | if (on) | |
203 | __raw_writew(PBC_BCTRL1_LCDON, PBC_BCTRL1_SET_REG); | |
204 | else | |
205 | __raw_writew(PBC_BCTRL1_LCDON, PBC_BCTRL1_CLEAR_REG); | |
206 | } | |
207 | ||
343684ff SH |
208 | static struct imx_fb_videomode mx27ads_modes[] = { |
209 | { | |
210 | .mode = { | |
211 | .name = "Sharp-LQ035Q7", | |
212 | .refresh = 60, | |
213 | .xres = 240, | |
214 | .yres = 320, | |
215 | .pixclock = 188679, /* in ps (5.3MHz) */ | |
216 | .hsync_len = 1, | |
217 | .left_margin = 9, | |
218 | .right_margin = 16, | |
219 | .vsync_len = 1, | |
220 | .upper_margin = 7, | |
221 | .lower_margin = 9, | |
222 | }, | |
223 | .bpp = 16, | |
224 | .pcr = 0xFB008BC0, | |
225 | }, | |
226 | }; | |
11cda13d | 227 | |
ad851bff | 228 | static const struct imx_fb_platform_data mx27ads_fb_data __initconst = { |
343684ff SH |
229 | .mode = mx27ads_modes, |
230 | .num_modes = ARRAY_SIZE(mx27ads_modes), | |
11cda13d VB |
231 | |
232 | /* | |
233 | * - HSYNC active high | |
234 | * - VSYNC active high | |
235 | * - clk notenabled while idle | |
236 | * - clock inverted | |
237 | * - data not inverted | |
238 | * - data enable low active | |
239 | * - enable sharp mode | |
240 | */ | |
11cda13d VB |
241 | .pwmr = 0x00A903FF, |
242 | .lscr1 = 0x00120300, | |
243 | .dmacr = 0x00020010, | |
244 | ||
245 | .lcd_power = lcd_power, | |
246 | }; | |
247 | ||
60c24dc7 VB |
248 | static int mx27ads_sdhc1_init(struct device *dev, irq_handler_t detect_irq, |
249 | void *data) | |
250 | { | |
251 | return request_irq(IRQ_GPIOE(21), detect_irq, IRQF_TRIGGER_RISING, | |
252 | "sdhc1-card-detect", data); | |
253 | } | |
254 | ||
255 | static int mx27ads_sdhc2_init(struct device *dev, irq_handler_t detect_irq, | |
256 | void *data) | |
257 | { | |
258 | return request_irq(IRQ_GPIOB(7), detect_irq, IRQF_TRIGGER_RISING, | |
259 | "sdhc2-card-detect", data); | |
260 | } | |
261 | ||
262 | static void mx27ads_sdhc1_exit(struct device *dev, void *data) | |
263 | { | |
264 | free_irq(IRQ_GPIOE(21), data); | |
265 | } | |
266 | ||
267 | static void mx27ads_sdhc2_exit(struct device *dev, void *data) | |
268 | { | |
269 | free_irq(IRQ_GPIOB(7), data); | |
270 | } | |
271 | ||
9d3d945a | 272 | static const struct imxmmc_platform_data sdhc1_pdata __initconst = { |
60c24dc7 VB |
273 | .init = mx27ads_sdhc1_init, |
274 | .exit = mx27ads_sdhc1_exit, | |
275 | }; | |
276 | ||
9d3d945a | 277 | static const struct imxmmc_platform_data sdhc2_pdata __initconst = { |
60c24dc7 VB |
278 | .init = mx27ads_sdhc2_init, |
279 | .exit = mx27ads_sdhc2_exit, | |
280 | }; | |
281 | ||
c1a6f123 VB |
282 | static struct platform_device *platform_devices[] __initdata = { |
283 | &mx27ads_nor_mtd_device, | |
c1a6f123 | 284 | }; |
80eedae6 | 285 | |
d5dac4a6 UKK |
286 | static const struct imxuart_platform_data uart_pdata __initconst = { |
287 | .flags = IMXUART_HAVE_RTSCTS, | |
80eedae6 JB |
288 | }; |
289 | ||
290 | static void __init mx27ads_board_init(void) | |
291 | { | |
c1a6f123 VB |
292 | mxc_gpio_setup_multiple_pins(mx27ads_pins, ARRAY_SIZE(mx27ads_pins), |
293 | "mx27ads"); | |
80eedae6 | 294 | |
d5dac4a6 UKK |
295 | imx27_add_imx_uart0(&uart_pdata); |
296 | imx27_add_imx_uart1(&uart_pdata); | |
297 | imx27_add_imx_uart2(&uart_pdata); | |
298 | imx27_add_imx_uart3(&uart_pdata); | |
299 | imx27_add_imx_uart4(&uart_pdata); | |
300 | imx27_add_imx_uart5(&uart_pdata); | |
0e7a29a8 | 301 | imx27_add_mxc_nand(&mx27ads_nand_board_info); |
c981214a VB |
302 | |
303 | /* only the i2c master 1 is used on this CPU card */ | |
304 | i2c_register_board_info(1, mx27ads_i2c_devices, | |
305 | ARRAY_SIZE(mx27ads_i2c_devices)); | |
77a406da | 306 | imx27_add_imx_i2c(1, &mx27ads_i2c1_data); |
ad851bff | 307 | imx27_add_imx_fb(&mx27ads_fb_data); |
9d3d945a UKK |
308 | imx27_add_mxc_mmc(0, &sdhc1_pdata); |
309 | imx27_add_mxc_mmc(1, &sdhc2_pdata); | |
80eedae6 | 310 | |
6bd96f3c | 311 | imx27_add_fec(NULL); |
80eedae6 | 312 | platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices)); |
ae71a562 | 313 | imx27_add_mxc_w1(NULL); |
80eedae6 JB |
314 | } |
315 | ||
316 | static void __init mx27ads_timer_init(void) | |
317 | { | |
318 | unsigned long fref = 26000000; | |
319 | ||
320 | if ((__raw_readw(PBC_VERSION_REG) & CKIH_27MHZ_BIT_SET) == 0) | |
321 | fref = 27000000; | |
322 | ||
30c730f8 | 323 | mx27_clocks_init(fref); |
80eedae6 JB |
324 | } |
325 | ||
058b7a6f | 326 | static struct sys_timer mx27ads_timer = { |
80eedae6 JB |
327 | .init = mx27ads_timer_init, |
328 | }; | |
329 | ||
330 | static struct map_desc mx27ads_io_desc[] __initdata = { | |
331 | { | |
332 | .virtual = PBC_BASE_ADDRESS, | |
3f35d1f5 | 333 | .pfn = __phys_to_pfn(MX27_CS4_BASE_ADDR), |
80eedae6 JB |
334 | .length = SZ_1M, |
335 | .type = MT_DEVICE, | |
336 | }, | |
337 | }; | |
338 | ||
058b7a6f | 339 | static void __init mx27ads_map_io(void) |
80eedae6 | 340 | { |
cd4a05f9 | 341 | mx27_map_io(); |
80eedae6 JB |
342 | iotable_init(mx27ads_io_desc, ARRAY_SIZE(mx27ads_io_desc)); |
343 | } | |
344 | ||
345 | MACHINE_START(MX27ADS, "Freescale i.MX27ADS") | |
346 | /* maintainer: Freescale Semiconductor, Inc. */ | |
34101237 | 347 | .boot_params = MX27_PHYS_OFFSET + 0x100, |
80eedae6 | 348 | .map_io = mx27ads_map_io, |
c5aa0ad0 | 349 | .init_irq = mx27_init_irq, |
80eedae6 JB |
350 | .init_machine = mx27ads_board_init, |
351 | .timer = &mx27ads_timer, | |
352 | MACHINE_END |