projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/rafael...
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / arm / mach-davinci / include / mach / da8xx.h
CommitLineData
55c79a40
MG		 1/*
2 * Chip specific defines for DA8XX/OMAP L1XX SoC
3 *
4 * Author: Mark A. Greer <mgreer@mvista.com>
5 *
75392dd3 6 * 2007, 2009-2010 (c) MontaVista Software, Inc. This file is licensed under
55c79a40
MG		 7 * the terms of the GNU General Public License version 2. This program
8 * is licensed "as is" without any warranty of any kind, whether express
9 * or implied.
10 */
11#ifndef __ASM_ARCH_DAVINCI_DA8XX_H
12#define __ASM_ARCH_DAVINCI_DA8XX_H
13
b9e6342b
MG		 14#include <video/da8xx-fb.h>
15
75392dd3 16#include <linux/platform_device.h>
8ee2bf9a 17#include <linux/davinci_emac.h>
75392dd3 18
55c79a40
MG		 19#include <mach/serial.h>
20#include <mach/edma.h>
21#include <mach/i2c.h>
e33ef5e3 22#include <mach/asp.h>
700691f2 23#include <mach/mmc.h>
e5d3d252 24#include <mach/usb.h>
044ca015 25#include <mach/pm.h>
55c79a40 26
d2de0582
SN		 27extern void __iomem *da8xx_syscfg0_base;
28extern void __iomem *da8xx_syscfg1_base;
6a28adef 29
55c79a40
MG		 30/*
31 * The cp_intc interrupt controller for the da8xx isn't in the same
32 * chunk of physical memory space as the other registers (like it is
33 * on the davincis) so it needs to be mapped separately. It will be
34 * mapped early on when the I/O space is mapped and we'll put it just
35 * before the I/O space in the processor's virtual memory space.
36 */
37#define DA8XX_CP_INTC_BASE 0xfffee000
38#define DA8XX_CP_INTC_SIZE SZ_8K
39#define DA8XX_CP_INTC_VIRT (IO_VIRT - DA8XX_CP_INTC_SIZE - SZ_4K)
40
d2de0582
SN		 41#define DA8XX_SYSCFG0_BASE (IO_PHYS + 0x14000)
42#define DA8XX_SYSCFG0_VIRT(x) (da8xx_syscfg0_base + (x))
cd874448 43#define DA8XX_JTAG_ID_REG 0x18
683b1e1f 44#define DA8XX_CFGCHIP0_REG 0x17c
371b53e0 45#define DA8XX_CFGCHIP2_REG 0x184
5d36a332 46#define DA8XX_CFGCHIP3_REG 0x188
55c79a40 47
d2de0582
SN		 48#define DA8XX_SYSCFG1_BASE (IO_PHYS + 0x22C000)
49#define DA8XX_SYSCFG1_VIRT(x) (da8xx_syscfg1_base + (x))
044ca015 50#define DA8XX_DEEPSLEEP_REG 0x8
d2de0582 51
bea238f6
RS		 52#define DA8XX_PSC0_BASE 0x01c10000
53#define DA8XX_PLL0_BASE 0x01c11000
bea238f6
RS		 54#define DA8XX_TIMER64P0_BASE 0x01c20000
55#define DA8XX_TIMER64P1_BASE 0x01c21000
56#define DA8XX_GPIO_BASE 0x01e26000
57#define DA8XX_PSC1_BASE 0x01e27000
5cbdf276 58#define DA8XX_LCD_CNTRL_BASE 0x01e13000
044ca015 59#define DA8XX_PLL1_BASE 0x01e1a000
700691f2 60#define DA8XX_MMCSD0_BASE 0x01c40000
7c5ec609 61#define DA8XX_AEMIF_CS2_BASE 0x60000000
38beb929
SR		 62#define DA8XX_AEMIF_CS3_BASE 0x62000000
63#define DA8XX_AEMIF_CTL_BASE 0x68000000
1960e693 64#define DA8XX_DDR2_CTL_BASE 0xb0000000
60cd02e1 65#define DA8XX_ARM_RAM_BASE 0xffff0000
bea238f6 66
55c79a40 67void __init da830_init(void);
e1a8d7e2 68void __init da850_init(void);
55c79a40
MG		 69
70int da8xx_register_edma(void);
71int da8xx_register_i2c(int instance, struct davinci_i2c_platform_data *pdata);
72int da8xx_register_watchdog(void);
b0ea26e1 73int da8xx_register_usb20(unsigned mA, unsigned potpgt);
e5d3d252 74int da8xx_register_usb11(struct da8xx_ohci_root_hub *pdata);
55c79a40 75int da8xx_register_emac(void);
b9e6342b 76int da8xx_register_lcdc(struct da8xx_lcdc_platform_data *pdata);
700691f2 77int da8xx_register_mmcsd0(struct davinci_mmc_config *config);
b8864aa4 78void __init da8xx_register_mcasp(int id, struct snd_platform_data *pdata);
c51df70b 79int da8xx_register_rtc(void);
683b1e1f 80int da850_register_cpufreq(void);
1960e693 81int da8xx_register_cpuidle(void);
948c66df 82void __iomem * __init da8xx_get_mem_ctlr(void);
044ca015 83int da850_register_pm(struct platform_device *pdev);
55c79a40
MG		 84
85extern struct platform_device da8xx_serial_device;
86extern struct emac_platform_data da8xx_emac_pdata;
b9e6342b
MG		 87extern struct da8xx_lcdc_platform_data sharp_lcd035q3dg01_pdata;
88extern struct da8xx_lcdc_platform_data sharp_lk043t1dg01_pdata;
55c79a40 89
c78a5bc2
CC		 90extern struct platform_device da8xx_wdt_device;
91
55c79a40
MG		 92extern const short da830_emif25_pins[];
93extern const short da830_spi0_pins[];
94extern const short da830_spi1_pins[];
95extern const short da830_mmc_sd_pins[];
96extern const short da830_uart0_pins[];
97extern const short da830_uart1_pins[];
98extern const short da830_uart2_pins[];
99extern const short da830_usb20_pins[];
100extern const short da830_usb11_pins[];
101extern const short da830_uhpi_pins[];
102extern const short da830_cpgmac_pins[];
103extern const short da830_emif3c_pins[];
104extern const short da830_mcasp0_pins[];
105extern const short da830_mcasp1_pins[];
106extern const short da830_mcasp2_pins[];
107extern const short da830_i2c0_pins[];
108extern const short da830_i2c1_pins[];
109extern const short da830_lcdcntl_pins[];
110extern const short da830_pwm_pins[];
111extern const short da830_ecap0_pins[];
112extern const short da830_ecap1_pins[];
113extern const short da830_ecap2_pins[];
114extern const short da830_eqep0_pins[];
115extern const short da830_eqep1_pins[];
116
e1a8d7e2
SR		 117extern const short da850_uart0_pins[];
118extern const short da850_uart1_pins[];
119extern const short da850_uart2_pins[];
120extern const short da850_i2c0_pins[];
121extern const short da850_i2c1_pins[];
5a4b1315 122extern const short da850_cpgmac_pins[];
2206771c 123extern const short da850_rmii_pins[];
e33ef5e3 124extern const short da850_mcasp_pins[];
5cbdf276 125extern const short da850_lcdcntl_pins[];
700691f2 126extern const short da850_mmcsd0_pins[];
38beb929 127extern const short da850_nand_pins[];
7c5ec609 128extern const short da850_nor_pins[];
e1a8d7e2 129
55c79a40 130#endif /* __ASM_ARCH_DAVINCI_DA8XX_H */
kernel source for telekom puls (alcatel/mediatek)