projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'v3.10.105' into update
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / media / usb / cx231xx / cx231xx-core.c
CommitLineData
e0d3bafd 1/*
b9255176
SD		 2 cx231xx-core.c - driver for Conexant Cx23100/101/102
3 USB video capture devices
e0d3bafd
SD		 4
5 Copyright (C) 2008 <srinivasa.deevi at conexant dot com>
b9255176 6 Based on em28xx driver
e0d3bafd
SD		 7
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2 of the License, or
11 (at your option) any later version.
12
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this program; if not, write to the Free Software
20 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 */
22
23#include <linux/init.h>
24#include <linux/list.h>
25#include <linux/module.h>
5a0e3ad6 26#include <linux/slab.h>
e0d3bafd
SD		 27#include <linux/usb.h>
28#include <linux/vmalloc.h>
29#include <media/v4l2-common.h>
64fbf444 30#include <media/tuner.h>
e0d3bafd
SD		 31
32#include "cx231xx.h"
33#include "cx231xx-reg.h"
34
35/* #define ENABLE_DEBUG_ISOC_FRAMES */
36
37static unsigned int core_debug;
84b5dbf3
MCC		 38module_param(core_debug, int, 0644);
39MODULE_PARM_DESC(core_debug, "enable debug messages [core]");
e0d3bafd
SD		 40
41#define cx231xx_coredbg(fmt, arg...) do {\
42 if (core_debug) \
43 printk(KERN_INFO "%s %s :"fmt, \
44 dev->name, __func__ , ##arg); } while (0)
45
46static unsigned int reg_debug;
84b5dbf3
MCC		 47module_param(reg_debug, int, 0644);
48MODULE_PARM_DESC(reg_debug, "enable debug messages [URB reg]");
e0d3bafd 49
e0d3bafd
SD		 50static int alt = CX231XX_PINOUT;
51module_param(alt, int, 0644);
52MODULE_PARM_DESC(alt, "alternate setting to use for video endpoint");
53
e0d3bafd
SD		 54#define cx231xx_isocdbg(fmt, arg...) do {\
55 if (core_debug) \
56 printk(KERN_INFO "%s %s :"fmt, \
57 dev->name, __func__ , ##arg); } while (0)
58
b9255176
SD		 59/*****************************************************************
60* Device control list functions *
61******************************************************************/
e0d3bafd 62
64fbf444 63LIST_HEAD(cx231xx_devlist);
e0d3bafd
SD		 64static DEFINE_MUTEX(cx231xx_devlist_mutex);
65
e0d3bafd
SD		 66/*
67 * cx231xx_realease_resources()
68 * unregisters the v4l2,i2c and usb devices
69 * called when the device gets disconected or at module unload
70*/
71void cx231xx_remove_from_devlist(struct cx231xx *dev)
72{
64fbf444
PB		 73 if (dev == NULL)
74 return;
75 if (dev->udev == NULL)
76 return;
77
78 if (atomic_read(&dev->devlist_count) > 0) {
79 mutex_lock(&cx231xx_devlist_mutex);
80 list_del(&dev->devlist);
81 atomic_dec(&dev->devlist_count);
82 mutex_unlock(&cx231xx_devlist_mutex);
83 }
e0d3bafd
SD		 84};
85
86void cx231xx_add_into_devlist(struct cx231xx *dev)
87{
88 mutex_lock(&cx231xx_devlist_mutex);
89 list_add_tail(&dev->devlist, &cx231xx_devlist);
64fbf444 90 atomic_inc(&dev->devlist_count);
e0d3bafd
SD		 91 mutex_unlock(&cx231xx_devlist_mutex);
92};
93
e0d3bafd 94static LIST_HEAD(cx231xx_extension_devlist);
e0d3bafd
SD		 95
96int cx231xx_register_extension(struct cx231xx_ops *ops)
97{
98 struct cx231xx *dev = NULL;
99
100 mutex_lock(&cx231xx_devlist_mutex);
e0d3bafd 101 list_add_tail(&ops->next, &cx231xx_extension_devlist);
a9fac6b1
DC		 102 list_for_each_entry(dev, &cx231xx_devlist, devlist)
103 ops->init(dev);
104
4be1ad36 105 printk(KERN_INFO DRIVER_NAME ": %s initialized\n", ops->name);
e0d3bafd
SD		 106 mutex_unlock(&cx231xx_devlist_mutex);
107 return 0;
108}
109EXPORT_SYMBOL(cx231xx_register_extension);
110
111void cx231xx_unregister_extension(struct cx231xx_ops *ops)
112{
113 struct cx231xx *dev = NULL;
114
115 mutex_lock(&cx231xx_devlist_mutex);
a9fac6b1
DC		 116 list_for_each_entry(dev, &cx231xx_devlist, devlist)
117 ops->fini(dev);
e0d3bafd 118
64fbf444 119
4be1ad36 120 printk(KERN_INFO DRIVER_NAME ": %s removed\n", ops->name);
e0d3bafd 121 list_del(&ops->next);
e0d3bafd
SD		 122 mutex_unlock(&cx231xx_devlist_mutex);
123}
84b5dbf3 124EXPORT_SYMBOL(cx231xx_unregister_extension);
e0d3bafd
SD		 125
126void cx231xx_init_extension(struct cx231xx *dev)
127{
128 struct cx231xx_ops *ops = NULL;
129
761f6cf6 130 mutex_lock(&cx231xx_devlist_mutex);
e0d3bafd
SD		 131 if (!list_empty(&cx231xx_extension_devlist)) {
132 list_for_each_entry(ops, &cx231xx_extension_devlist, next) {
133 if (ops->init)
134 ops->init(dev);
135 }
136 }
761f6cf6 137 mutex_unlock(&cx231xx_devlist_mutex);
e0d3bafd
SD		 138}
139
140void cx231xx_close_extension(struct cx231xx *dev)
141{
142 struct cx231xx_ops *ops = NULL;
143
761f6cf6 144 mutex_lock(&cx231xx_devlist_mutex);
e0d3bafd
SD		 145 if (!list_empty(&cx231xx_extension_devlist)) {
146 list_for_each_entry(ops, &cx231xx_extension_devlist, next) {
147 if (ops->fini)
148 ops->fini(dev);
149 }
150 }
761f6cf6 151 mutex_unlock(&cx231xx_devlist_mutex);
e0d3bafd
SD		 152}
153
b9255176
SD		 154/****************************************************************
155* U S B related functions *
156*****************************************************************/
e0d3bafd 157int cx231xx_send_usb_command(struct cx231xx_i2c *i2c_bus,
84b5dbf3 158 struct cx231xx_i2c_xfer_data *req_data)
e0d3bafd 159{
84b5dbf3
MCC		 160 int status = 0;
161 struct cx231xx *dev = i2c_bus->dev;
b9255176 162 struct VENDOR_REQUEST_IN ven_req;
84b5dbf3
MCC		 163
164 u8 saddr_len = 0;
165 u8 _i2c_period = 0;
166 u8 _i2c_nostop = 0;
167 u8 _i2c_reserve = 0;
168
7528cd27
MCC		 169 if (dev->state & DEV_DISCONNECTED)
170 return -ENODEV;
171
84b5dbf3
MCC		 172 /* Get the I2C period, nostop and reserve parameters */
173 _i2c_period = i2c_bus->i2c_period;
174 _i2c_nostop = i2c_bus->i2c_nostop;
175 _i2c_reserve = i2c_bus->i2c_reserve;
176
177 saddr_len = req_data->saddr_len;
178
179 /* Set wValue */
180 if (saddr_len == 1) /* need check saddr_len == 0 */
181 ven_req.wValue =
182 req_data->
183 dev_addr << 9 | _i2c_period << 4 | saddr_len << 2 |
184 _i2c_nostop << 1 | I2C_SYNC | _i2c_reserve << 6;
185 else
186 ven_req.wValue =
187 req_data->
188 dev_addr << 9 | _i2c_period << 4 | saddr_len << 2 |
189 _i2c_nostop << 1 | I2C_SYNC | _i2c_reserve << 6;
190
191 /* set channel number */
b9255176
SD		 192 if (req_data->direction & I2C_M_RD) {
193 /* channel number, for read,spec required channel_num +4 */
194 ven_req.bRequest = i2c_bus->nr + 4;
195 } else
84b5dbf3
MCC		 196 ven_req.bRequest = i2c_bus->nr; /* channel number, */
197
198 /* set index value */
199 switch (saddr_len) {
200 case 0:
201 ven_req.wIndex = 0; /* need check */
202 break;
203 case 1:
204 ven_req.wIndex = (req_data->saddr_dat & 0xff);
205 break;
206 case 2:
207 ven_req.wIndex = req_data->saddr_dat;
208 break;
209 }
210
211 /* set wLength value */
212 ven_req.wLength = req_data->buf_size;
213
214 /* set bData value */
215 ven_req.bData = 0;
216
217 /* set the direction */
218 if (req_data->direction) {
219 ven_req.direction = USB_DIR_IN;
220 memset(req_data->p_buffer, 0x00, ven_req.wLength);
221 } else
222 ven_req.direction = USB_DIR_OUT;
223
224 /* set the buffer for read / write */
225 ven_req.pBuff = req_data->p_buffer;
226
227
228 /* call common vendor command request */
229 status = cx231xx_send_vendor_cmd(dev, &ven_req);
230 if (status < 0) {
231 cx231xx_info
b9255176 232 ("UsbInterface::sendCommand, failed with status -%d\n",
84b5dbf3
MCC		 233 status);
234 }
235
236 return status;
e0d3bafd 237}
e0d3bafd 238EXPORT_SYMBOL_GPL(cx231xx_send_usb_command);
b9255176 239
24c80b65
MCC		 240/*
241 * Sends/Receives URB control messages, assuring to use a kalloced buffer
242 * for all operations (dev->urb_buf), to avoid using stacked buffers, as
243 * they aren't safe for usage with USB, due to DMA restrictions.
244 * Also implements the debug code for control URB's.
245 */
246static int __usb_control_msg(struct cx231xx *dev, unsigned int pipe,
247 __u8 request, __u8 requesttype, __u16 value, __u16 index,
248 void *data, __u16 size, int timeout)
249{
250 int rc, i;
251
252 if (reg_debug) {
253 printk(KERN_DEBUG "%s: (pipe 0x%08x): "
254 "%s: %02x %02x %02x %02x %02x %02x %02x %02x ",
255 dev->name,
256 pipe,
257 (requesttype & USB_DIR_IN) ? "IN" : "OUT",
258 requesttype,
259 request,
260 value & 0xff, value >> 8,
261 index & 0xff, index >> 8,
262 size & 0xff, size >> 8);
263 if (!(requesttype & USB_DIR_IN)) {
264 printk(KERN_CONT ">>>");
265 for (i = 0; i < size; i++)
266 printk(KERN_CONT " %02x",
267 ((unsigned char *)data)[i]);
268 }
269 }
270
271 /* Do the real call to usb_control_msg */
272 mutex_lock(&dev->ctrl_urb_lock);
273 if (!(requesttype & USB_DIR_IN) && size)
274 memcpy(dev->urb_buf, data, size);
275 rc = usb_control_msg(dev->udev, pipe, request, requesttype, value,
276 index, dev->urb_buf, size, timeout);
277 if ((requesttype & USB_DIR_IN) && size)
278 memcpy(data, dev->urb_buf, size);
279 mutex_unlock(&dev->ctrl_urb_lock);
280
281 if (reg_debug) {
282 if (unlikely(rc < 0)) {
283 printk(KERN_CONT "FAILED!\n");
284 return rc;
285 }
286
287 if ((requesttype & USB_DIR_IN)) {
288 printk(KERN_CONT "<<<");
289 for (i = 0; i < size; i++)
290 printk(KERN_CONT " %02x",
291 ((unsigned char *)data)[i]);
292 }
293 printk(KERN_CONT "\n");
294 }
295
296 return rc;
297}
298
299
e0d3bafd
SD		 300/*
301 * cx231xx_read_ctrl_reg()
302 * reads data from the usb device specifying bRequest and wValue
303 */
304int cx231xx_read_ctrl_reg(struct cx231xx *dev, u8 req, u16 reg,
84b5dbf3 305 char *buf, int len)
e0d3bafd 306{
84b5dbf3 307 u8 val = 0;
e0d3bafd
SD		 308 int ret;
309 int pipe = usb_rcvctrlpipe(dev->udev, 0);
310
311 if (dev->state & DEV_DISCONNECTED)
312 return -ENODEV;
313
314 if (len > URB_MAX_CTRL_SIZE)
315 return -EINVAL;
316
84b5dbf3
MCC		 317 switch (len) {
318 case 1:
319 val = ENABLE_ONE_BYTE;
320 break;
321 case 2:
322 val = ENABLE_TWE_BYTE;
323 break;
324 case 3:
325 val = ENABLE_THREE_BYTE;
326 break;
327 case 4:
328 val = ENABLE_FOUR_BYTE;
329 break;
330 default:
331 val = 0xFF; /* invalid option */
332 }
333
334 if (val == 0xFF)
335 return -EINVAL;
e0d3bafd 336
24c80b65 337 ret = __usb_control_msg(dev, pipe, req,
e0d3bafd 338 USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
24c80b65 339 val, reg, buf, len, HZ);
e0d3bafd
SD		 340 return ret;
341}
342
b9255176
SD		 343int cx231xx_send_vendor_cmd(struct cx231xx *dev,
344 struct VENDOR_REQUEST_IN *ven_req)
e0d3bafd 345{
84b5dbf3 346 int ret;
e0d3bafd 347 int pipe = 0;
64fbf444
PB		 348 int unsend_size = 0;
349 u8 *pdata;
e0d3bafd
SD		 350
351 if (dev->state & DEV_DISCONNECTED)
352 return -ENODEV;
353
354 if ((ven_req->wLength > URB_MAX_CTRL_SIZE))
355 return -EINVAL;
356
84b5dbf3
MCC		 357 if (ven_req->direction)
358 pipe = usb_rcvctrlpipe(dev->udev, 0);
359 else
360 pipe = usb_sndctrlpipe(dev->udev, 0);
e0d3bafd 361
24c80b65
MCC		 362 /*
363 * If the cx23102 read more than 4 bytes with i2c bus,
364 * need chop to 4 byte per request
365 */
64fbf444
PB		 366 if ((ven_req->wLength > 4) && ((ven_req->bRequest == 0x4) ||
367 (ven_req->bRequest == 0x5) ||
368 (ven_req->bRequest == 0x6))) {
369 unsend_size = 0;
370 pdata = ven_req->pBuff;
371
372
373 unsend_size = ven_req->wLength;
374
24c80b65 375 /* the first package */
64fbf444
PB		 376 ven_req->wValue = ven_req->wValue & 0xFFFB;
377 ven_req->wValue = (ven_req->wValue & 0xFFBD) | 0x2;
24c80b65
MCC		 378 ret = __usb_control_msg(dev, pipe, ven_req->bRequest,
379 ven_req->direction | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
64fbf444
PB		 380 ven_req->wValue, ven_req->wIndex, pdata,
381 0x0004, HZ);
382 unsend_size = unsend_size - 4;
64fbf444 383
24c80b65 384 /* the middle package */
64fbf444
PB		 385 ven_req->wValue = (ven_req->wValue & 0xFFBD) | 0x42;
386 while (unsend_size - 4 > 0) {
387 pdata = pdata + 4;
24c80b65 388 ret = __usb_control_msg(dev, pipe,
64fbf444 389 ven_req->bRequest,
24c80b65 390 ven_req->direction | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
64fbf444
PB		 391 ven_req->wValue, ven_req->wIndex, pdata,
392 0x0004, HZ);
64fbf444
PB		 393 unsend_size = unsend_size - 4;
394 }
395
24c80b65 396 /* the last package */
64fbf444
PB		 397 ven_req->wValue = (ven_req->wValue & 0xFFBD) | 0x40;
398 pdata = pdata + 4;
24c80b65
MCC		 399 ret = __usb_control_msg(dev, pipe, ven_req->bRequest,
400 ven_req->direction | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
64fbf444
PB		 401 ven_req->wValue, ven_req->wIndex, pdata,
402 unsend_size, HZ);
64fbf444 403 } else {
24c80b65
MCC		 404 ret = __usb_control_msg(dev, pipe, ven_req->bRequest,
405 ven_req->direction | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
64fbf444 406 ven_req->wValue, ven_req->wIndex,
24c80b65 407 ven_req->pBuff, ven_req->wLength, HZ);
64fbf444 408 }
e0d3bafd
SD		 409
410 return ret;
411}
412
413/*
414 * cx231xx_write_ctrl_reg()
415 * sends data to the usb device, specifying bRequest
416 */
417int cx231xx_write_ctrl_reg(struct cx231xx *dev, u8 req, u16 reg, char *buf,
84b5dbf3 418 int len)
e0d3bafd 419{
84b5dbf3 420 u8 val = 0;
e0d3bafd
SD		 421 int ret;
422 int pipe = usb_sndctrlpipe(dev->udev, 0);
423
424 if (dev->state & DEV_DISCONNECTED)
425 return -ENODEV;
426
427 if ((len < 1) || (len > URB_MAX_CTRL_SIZE))
428 return -EINVAL;
429
84b5dbf3
MCC		 430 switch (len) {
431 case 1:
432 val = ENABLE_ONE_BYTE;
433 break;
434 case 2:
435 val = ENABLE_TWE_BYTE;
436 break;
437 case 3:
438 val = ENABLE_THREE_BYTE;
439 break;
440 case 4:
441 val = ENABLE_FOUR_BYTE;
442 break;
443 default:
444 val = 0xFF; /* invalid option */
445 }
446
447 if (val == 0xFF)
448 return -EINVAL;
e0d3bafd
SD		 449
450 if (reg_debug) {
451 int byte;
452
453 cx231xx_isocdbg("(pipe 0x%08x): "
b9255176
SD		 454 "OUT: %02x %02x %02x %02x %02x %02x %02x %02x >>>",
455 pipe,
456 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
457 req, 0, val, reg & 0xff,
458 reg >> 8, len & 0xff, len >> 8);
e0d3bafd
SD		 459
460 for (byte = 0; byte < len; byte++)
461 cx231xx_isocdbg(" %02x", (unsigned char)buf[byte]);
462 cx231xx_isocdbg("\n");
463 }
464
24c80b65 465 ret = __usb_control_msg(dev, pipe, req,
e0d3bafd 466 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
24c80b65 467 val, reg, buf, len, HZ);
e0d3bafd
SD		 468
469 return ret;
470}
471
b9255176
SD		 472/****************************************************************
473* USB Alternate Setting functions *
474*****************************************************************/
e0d3bafd
SD		 475
476int cx231xx_set_video_alternate(struct cx231xx *dev)
477{
478 int errCode, prev_alt = dev->video_mode.alt;
479 unsigned int min_pkt_size = dev->width * 2 + 4;
84b5dbf3 480 u32 usb_interface_index = 0;
e0d3bafd
SD		 481
482 /* When image size is bigger than a certain value,
483 the frame size should be increased, otherwise, only
484 green screen will be received.
485 */
486 if (dev->width * 2 * dev->height > 720 * 240 * 2)
487 min_pkt_size *= 2;
488
84b5dbf3
MCC		 489 if (dev->width > 360) {
490 /* resolutions: 720,704,640 */
491 dev->video_mode.alt = 3;
492 } else if (dev->width > 180) {
493 /* resolutions: 360,352,320,240 */
494 dev->video_mode.alt = 2;
495 } else if (dev->width > 0) {
496 /* resolutions: 180,176,160,128,88 */
497 dev->video_mode.alt = 1;
498 } else {
499 /* Change to alt0 BULK to release USB bandwidth */
500 dev->video_mode.alt = 0;
501 }
502
64fbf444
PB		 503 if (dev->USE_ISO == 0)
504 dev->video_mode.alt = 0;
505
d5a1754d 506 cx231xx_coredbg("dev->video_mode.alt= %d\n", dev->video_mode.alt);
64fbf444 507
84b5dbf3
MCC		 508 /* Get the correct video interface Index */
509 usb_interface_index =
510 dev->current_pcb_config.hs_config_info[0].interface_info.
511 video_index + 1;
e0d3bafd
SD		 512
513 if (dev->video_mode.alt != prev_alt) {
514 cx231xx_coredbg("minimum isoc packet size: %u (alt=%d)\n",
515 min_pkt_size, dev->video_mode.alt);
64fbf444
PB		 516
517 if (dev->video_mode.alt_max_pkt_size != NULL)
518 dev->video_mode.max_pkt_size =
519 dev->video_mode.alt_max_pkt_size[dev->video_mode.alt];
e0d3bafd 520 cx231xx_coredbg("setting alternate %d with wMaxPacketSize=%u\n",
84b5dbf3
MCC		 521 dev->video_mode.alt,
522 dev->video_mode.max_pkt_size);
84b5dbf3
MCC		 523 errCode =
524 usb_set_interface(dev->udev, usb_interface_index,
525 dev->video_mode.alt);
e0d3bafd 526 if (errCode < 0) {
84b5dbf3 527 cx231xx_errdev
b9255176 528 ("cannot change alt number to %d (error=%i)\n",
84b5dbf3 529 dev->video_mode.alt, errCode);
e0d3bafd
SD		 530 return errCode;
531 }
532 }
533 return 0;
534}
535
536int cx231xx_set_alt_setting(struct cx231xx *dev, u8 index, u8 alt)
537{
84b5dbf3
MCC		 538 int status = 0;
539 u32 usb_interface_index = 0;
540 u32 max_pkt_size = 0;
541
542 switch (index) {
543 case INDEX_TS1:
544 usb_interface_index =
545 dev->current_pcb_config.hs_config_info[0].interface_info.
546 ts1_index + 1;
64fbf444 547 dev->ts1_mode.alt = alt;
84b5dbf3
MCC		 548 if (dev->ts1_mode.alt_max_pkt_size != NULL)
549 max_pkt_size = dev->ts1_mode.max_pkt_size =
550 dev->ts1_mode.alt_max_pkt_size[dev->ts1_mode.alt];
551 break;
552 case INDEX_TS2:
553 usb_interface_index =
554 dev->current_pcb_config.hs_config_info[0].interface_info.
555 ts2_index + 1;
556 break;
557 case INDEX_AUDIO:
558 usb_interface_index =
559 dev->current_pcb_config.hs_config_info[0].interface_info.
560 audio_index + 1;
561 dev->adev.alt = alt;
562 if (dev->adev.alt_max_pkt_size != NULL)
563 max_pkt_size = dev->adev.max_pkt_size =
564 dev->adev.alt_max_pkt_size[dev->adev.alt];
565 break;
566 case INDEX_VIDEO:
567 usb_interface_index =
568 dev->current_pcb_config.hs_config_info[0].interface_info.
569 video_index + 1;
570 dev->video_mode.alt = alt;
571 if (dev->video_mode.alt_max_pkt_size != NULL)
572 max_pkt_size = dev->video_mode.max_pkt_size =
573 dev->video_mode.alt_max_pkt_size[dev->video_mode.
574 alt];
575 break;
576 case INDEX_VANC:
2f861387
MCC		 577 if (dev->board.no_alt_vanc)
578 return 0;
84b5dbf3
MCC		 579 usb_interface_index =
580 dev->current_pcb_config.hs_config_info[0].interface_info.
581 vanc_index + 1;
582 dev->vbi_mode.alt = alt;
583 if (dev->vbi_mode.alt_max_pkt_size != NULL)
584 max_pkt_size = dev->vbi_mode.max_pkt_size =
585 dev->vbi_mode.alt_max_pkt_size[dev->vbi_mode.alt];
586 break;
587 case INDEX_HANC:
588 usb_interface_index =
589 dev->current_pcb_config.hs_config_info[0].interface_info.
590 hanc_index + 1;
591 dev->sliced_cc_mode.alt = alt;
592 if (dev->sliced_cc_mode.alt_max_pkt_size != NULL)
593 max_pkt_size = dev->sliced_cc_mode.max_pkt_size =
594 dev->sliced_cc_mode.alt_max_pkt_size[dev->
595 sliced_cc_mode.
596 alt];
597 break;
598 default:
599 break;
600 }
601
602 if (alt > 0 && max_pkt_size == 0) {
603 cx231xx_errdev
b9255176
SD		 604 ("can't change interface %d alt no. to %d: Max. Pkt size = 0\n",
605 usb_interface_index, alt);
64fbf444
PB		 606 /*To workaround error number=-71 on EP0 for videograbber,
607 need add following codes.*/
2f861387 608 if (dev->board.no_alt_vanc)
64fbf444 609 return -1;
84b5dbf3
MCC		 610 }
611
d5a1754d
DH		 612 cx231xx_coredbg("setting alternate %d with wMaxPacketSize=%u,"
613 "Interface = %d\n", alt, max_pkt_size,
614 usb_interface_index);
84b5dbf3
MCC		 615
616 if (usb_interface_index > 0) {
617 status = usb_set_interface(dev->udev, usb_interface_index, alt);
e0d3bafd 618 if (status < 0) {
84b5dbf3 619 cx231xx_errdev
b9255176
SD		 620 ("can't change interface %d alt no. to %d (err=%i)\n",
621 usb_interface_index, alt, status);
e0d3bafd
SD		 622 return status;
623 }
84b5dbf3 624 }
e0d3bafd 625
84b5dbf3 626 return status;
e0d3bafd
SD		 627}
628EXPORT_SYMBOL_GPL(cx231xx_set_alt_setting);
629
630int cx231xx_gpio_set(struct cx231xx *dev, struct cx231xx_reg_seq *gpio)
631{
632 int rc = 0;
633
634 if (!gpio)
635 return rc;
636
637 /* Send GPIO reset sequences specified at board entry */
638 while (gpio->sleep >= 0) {
84b5dbf3
MCC		 639 rc = cx231xx_set_gpio_value(dev, gpio->bit, gpio->val);
640 if (rc < 0)
641 return rc;
e0d3bafd
SD		 642
643 if (gpio->sleep > 0)
644 msleep(gpio->sleep);
645
646 gpio++;
647 }
648 return rc;
649}
650
64fbf444
PB		 651int cx231xx_demod_reset(struct cx231xx *dev)
652{
653
654 u8 status = 0;
655 u8 value[4] = { 0, 0, 0, 0 };
656
657 status = cx231xx_read_ctrl_reg(dev, VRT_GET_REGISTER, PWR_CTL_EN,
658 value, 4);
64fbf444 659
d5a1754d
DH		 660 cx231xx_coredbg("reg0x%x=0x%x 0x%x 0x%x 0x%x\n", PWR_CTL_EN,
661 value[0], value[1], value[2], value[3]);
662
663 cx231xx_coredbg("Enter cx231xx_demod_reset()\n");
664
64fbf444
PB		 665 value[1] = (u8) 0x3;
666 status = cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
667 PWR_CTL_EN, value, 4);
668 msleep(10);
669
670 value[1] = (u8) 0x0;
671 status = cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
672 PWR_CTL_EN, value, 4);
673 msleep(10);
674
675 value[1] = (u8) 0x3;
676 status = cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
677 PWR_CTL_EN, value, 4);
678 msleep(10);
679
680
681
682 status = cx231xx_read_ctrl_reg(dev, VRT_GET_REGISTER, PWR_CTL_EN,
683 value, 4);
d5a1754d
DH		 684
685 cx231xx_coredbg("reg0x%x=0x%x 0x%x 0x%x 0x%x\n", PWR_CTL_EN,
686 value[0], value[1], value[2], value[3]);
64fbf444
PB		 687
688 return status;
689}
690EXPORT_SYMBOL_GPL(cx231xx_demod_reset);
691int is_fw_load(struct cx231xx *dev)
692{
693 return cx231xx_check_fw(dev);
694}
695EXPORT_SYMBOL_GPL(is_fw_load);
696
e0d3bafd
SD		 697int cx231xx_set_mode(struct cx231xx *dev, enum cx231xx_mode set_mode)
698{
64fbf444
PB		 699 int errCode = 0;
700
e0d3bafd
SD		 701 if (dev->mode == set_mode)
702 return 0;
703
704 if (set_mode == CX231XX_SUSPEND) {
84b5dbf3 705 /* Set the chip in power saving mode */
e0d3bafd
SD		 706 dev->mode = set_mode;
707 }
708
709 /* Resource is locked */
710 if (dev->mode != CX231XX_SUSPEND)
711 return -EINVAL;
712
713 dev->mode = set_mode;
714
64fbf444
PB		 715 if (dev->mode == CX231XX_DIGITAL_MODE)/* Set Digital power mode */ {
716 /* set AGC mode to Digital */
717 switch (dev->model) {
718 case CX231XX_BOARD_CNXT_CARRAERA:
719 case CX231XX_BOARD_CNXT_RDE_250:
720 case CX231XX_BOARD_CNXT_SHELBY:
721 case CX231XX_BOARD_CNXT_RDU_250:
722 errCode = cx231xx_set_agc_analog_digital_mux_select(dev, 0);
723 break;
724 case CX231XX_BOARD_CNXT_RDE_253S:
725 case CX231XX_BOARD_CNXT_RDU_253S:
dd228932 726 case CX231XX_BOARD_PV_PLAYTV_USB_HYBRID:
b88ba619
DH		 727 errCode = cx231xx_set_agc_analog_digital_mux_select(dev, 1);
728 break;
1a50fdde 729 case CX231XX_BOARD_HAUPPAUGE_EXETER:
b88ba619
DH		 730 errCode = cx231xx_set_power_mode(dev,
731 POLARIS_AVMODE_DIGITAL);
64fbf444
PB		 732 break;
733 default:
734 break;
735 }
736 } else/* Set Analog Power mode */ {
737 /* set AGC mode to Analog */
738 switch (dev->model) {
739 case CX231XX_BOARD_CNXT_CARRAERA:
740 case CX231XX_BOARD_CNXT_RDE_250:
741 case CX231XX_BOARD_CNXT_SHELBY:
742 case CX231XX_BOARD_CNXT_RDU_250:
743 errCode = cx231xx_set_agc_analog_digital_mux_select(dev, 1);
744 break;
745 case CX231XX_BOARD_CNXT_RDE_253S:
746 case CX231XX_BOARD_CNXT_RDU_253S:
1a50fdde 747 case CX231XX_BOARD_HAUPPAUGE_EXETER:
9417bc6d 748 case CX231XX_BOARD_PV_PLAYTV_USB_HYBRID:
de8ae0d5
PM		 749 case CX231XX_BOARD_HAUPPAUGE_USB2_FM_PAL:
750 case CX231XX_BOARD_HAUPPAUGE_USB2_FM_NTSC:
dd228932 751 errCode = cx231xx_set_agc_analog_digital_mux_select(dev, 0);
64fbf444
PB		 752 break;
753 default:
754 break;
755 }
756 }
b9255176 757
da983503 758 return errCode ? -EINVAL : 0;
e0d3bafd
SD		 759}
760EXPORT_SYMBOL_GPL(cx231xx_set_mode);
761
64fbf444
PB		 762int cx231xx_ep5_bulkout(struct cx231xx *dev, u8 *firmware, u16 size)
763{
764 int errCode = 0;
765 int actlen, ret = -ENOMEM;
766 u32 *buffer;
767
da983503 768 buffer = kzalloc(4096, GFP_KERNEL);
64fbf444
PB		 769 if (buffer == NULL) {
770 cx231xx_info("out of mem\n");
771 return -ENOMEM;
772 }
773 memcpy(&buffer[0], firmware, 4096);
774
775 ret = usb_bulk_msg(dev->udev, usb_sndbulkpipe(dev->udev, 5),
da983503 776 buffer, 4096, &actlen, 2000);
64fbf444
PB		 777
778 if (ret)
779 cx231xx_info("bulk message failed: %d (%d/%d)", ret,
da983503 780 size, actlen);
64fbf444
PB		 781 else {
782 errCode = actlen != size ? -1 : 0;
783 }
da983503
HV		 784 kfree(buffer);
785 return errCode;
64fbf444
PB		 786}
787
b9255176
SD		 788/*****************************************************************
789* URB Streaming functions *
790******************************************************************/
e0d3bafd
SD		 791
792/*
793 * IRQ callback, called by URB callback
794 */
64fbf444 795static void cx231xx_isoc_irq_callback(struct urb *urb)
e0d3bafd 796{
84b5dbf3
MCC		 797 struct cx231xx_dmaqueue *dma_q = urb->context;
798 struct cx231xx_video_mode *vmode =
799 container_of(dma_q, struct cx231xx_video_mode, vidq);
800 struct cx231xx *dev = container_of(vmode, struct cx231xx, video_mode);
da983503 801 int i;
e0d3bafd 802
84b5dbf3
MCC		 803 switch (urb->status) {
804 case 0: /* success */
805 case -ETIMEDOUT: /* NAK */
806 break;
807 case -ECONNRESET: /* kill */
808 case -ENOENT:
809 case -ESHUTDOWN:
810 return;
811 default: /* error */
812 cx231xx_isocdbg("urb completition error %d.\n", urb->status);
813 break;
e0d3bafd
SD		 814 }
815
816 /* Copy data from URB */
817 spin_lock(&dev->video_mode.slock);
da983503 818 dev->video_mode.isoc_ctl.isoc_copy(dev, urb);
e0d3bafd
SD		 819 spin_unlock(&dev->video_mode.slock);
820
821 /* Reset urb buffers */
822 for (i = 0; i < urb->number_of_packets; i++) {
823 urb->iso_frame_desc[i].status = 0;
824 urb->iso_frame_desc[i].actual_length = 0;
825 }
e0d3bafd
SD		 826
827 urb->status = usb_submit_urb(urb, GFP_ATOMIC);
828 if (urb->status) {
829 cx231xx_isocdbg("urb resubmit failed (error=%i)\n",
84b5dbf3 830 urb->status);
e0d3bafd
SD		 831 }
832}
64fbf444
PB		 833/*****************************************************************
834* URB Streaming functions *
835******************************************************************/
836
837/*
838 * IRQ callback, called by URB callback
839 */
840static void cx231xx_bulk_irq_callback(struct urb *urb)
841{
842 struct cx231xx_dmaqueue *dma_q = urb->context;
843 struct cx231xx_video_mode *vmode =
844 container_of(dma_q, struct cx231xx_video_mode, vidq);
845 struct cx231xx *dev = container_of(vmode, struct cx231xx, video_mode);
64fbf444
PB		 846
847 switch (urb->status) {
848 case 0: /* success */
849 case -ETIMEDOUT: /* NAK */
850 break;
851 case -ECONNRESET: /* kill */
852 case -ENOENT:
853 case -ESHUTDOWN:
854 return;
855 default: /* error */
856 cx231xx_isocdbg("urb completition error %d.\n", urb->status);
857 break;
858 }
859
860 /* Copy data from URB */
861 spin_lock(&dev->video_mode.slock);
da983503 862 dev->video_mode.bulk_ctl.bulk_copy(dev, urb);
64fbf444 863 spin_unlock(&dev->video_mode.slock);
e0d3bafd 864
64fbf444 865 /* Reset urb buffers */
64fbf444
PB		 866 urb->status = usb_submit_urb(urb, GFP_ATOMIC);
867 if (urb->status) {
868 cx231xx_isocdbg("urb resubmit failed (error=%i)\n",
869 urb->status);
870 }
871}
e0d3bafd
SD		 872/*
873 * Stop and Deallocate URBs
874 */
875void cx231xx_uninit_isoc(struct cx231xx *dev)
876{
64fbf444 877 struct cx231xx_dmaqueue *dma_q = &dev->video_mode.vidq;
e0d3bafd
SD		 878 struct urb *urb;
879 int i;
880
881 cx231xx_isocdbg("cx231xx: called cx231xx_uninit_isoc\n");
882
883 dev->video_mode.isoc_ctl.nfields = -1;
884 for (i = 0; i < dev->video_mode.isoc_ctl.num_bufs; i++) {
885 urb = dev->video_mode.isoc_ctl.urb[i];
886 if (urb) {
84b5dbf3
MCC		 887 if (!irqs_disabled())
888 usb_kill_urb(urb);
889 else
890 usb_unlink_urb(urb);
e0d3bafd
SD		 891
892 if (dev->video_mode.isoc_ctl.transfer_buffer[i]) {
997ea58e
DM		 893 usb_free_coherent(dev->udev,
894 urb->transfer_buffer_length,
895 dev->video_mode.isoc_ctl.
896 transfer_buffer[i],
897 urb->transfer_dma);
e0d3bafd
SD		 898 }
899 usb_free_urb(urb);
900 dev->video_mode.isoc_ctl.urb[i] = NULL;
901 }
902 dev->video_mode.isoc_ctl.transfer_buffer[i] = NULL;
903 }
904
905 kfree(dev->video_mode.isoc_ctl.urb);
906 kfree(dev->video_mode.isoc_ctl.transfer_buffer);
64fbf444 907 kfree(dma_q->p_left_data);
e0d3bafd
SD		 908
909 dev->video_mode.isoc_ctl.urb = NULL;
910 dev->video_mode.isoc_ctl.transfer_buffer = NULL;
911 dev->video_mode.isoc_ctl.num_bufs = 0;
64fbf444
PB		 912 dma_q->p_left_data = NULL;
913
914 if (dev->mode_tv == 0)
915 cx231xx_capture_start(dev, 0, Raw_Video);
916 else
917 cx231xx_capture_start(dev, 0, TS1_serial_mode);
918
e0d3bafd 919
e0d3bafd
SD		 920}
921EXPORT_SYMBOL_GPL(cx231xx_uninit_isoc);
922
64fbf444
PB		 923/*
924 * Stop and Deallocate URBs
925 */
926void cx231xx_uninit_bulk(struct cx231xx *dev)
927{
928 struct urb *urb;
929 int i;
930
931 cx231xx_isocdbg("cx231xx: called cx231xx_uninit_bulk\n");
932
933 dev->video_mode.bulk_ctl.nfields = -1;
934 for (i = 0; i < dev->video_mode.bulk_ctl.num_bufs; i++) {
935 urb = dev->video_mode.bulk_ctl.urb[i];
936 if (urb) {
937 if (!irqs_disabled())
938 usb_kill_urb(urb);
939 else
940 usb_unlink_urb(urb);
941
942 if (dev->video_mode.bulk_ctl.transfer_buffer[i]) {
943 usb_free_coherent(dev->udev,
944 urb->transfer_buffer_length,
945 dev->video_mode.isoc_ctl.
946 transfer_buffer[i],
947 urb->transfer_dma);
948 }
949 usb_free_urb(urb);
950 dev->video_mode.bulk_ctl.urb[i] = NULL;
951 }
952 dev->video_mode.bulk_ctl.transfer_buffer[i] = NULL;
953 }
954
955 kfree(dev->video_mode.bulk_ctl.urb);
956 kfree(dev->video_mode.bulk_ctl.transfer_buffer);
957
958 dev->video_mode.bulk_ctl.urb = NULL;
959 dev->video_mode.bulk_ctl.transfer_buffer = NULL;
960 dev->video_mode.bulk_ctl.num_bufs = 0;
961
962 if (dev->mode_tv == 0)
963 cx231xx_capture_start(dev, 0, Raw_Video);
964 else
965 cx231xx_capture_start(dev, 0, TS1_serial_mode);
966
967
968}
969EXPORT_SYMBOL_GPL(cx231xx_uninit_bulk);
970
e0d3bafd
SD		 971/*
972 * Allocate URBs and start IRQ
973 */
974int cx231xx_init_isoc(struct cx231xx *dev, int max_packets,
84b5dbf3 975 int num_bufs, int max_pkt_size,
b9255176 976 int (*isoc_copy) (struct cx231xx *dev, struct urb *urb))
e0d3bafd
SD		 977{
978 struct cx231xx_dmaqueue *dma_q = &dev->video_mode.vidq;
979 int i;
980 int sb_size, pipe;
981 struct urb *urb;
982 int j, k;
983 int rc;
984
e0d3bafd
SD		 985 /* De-allocates all pending stuff */
986 cx231xx_uninit_isoc(dev);
987
64fbf444
PB		 988 dma_q->p_left_data = kzalloc(4096, GFP_KERNEL);
989 if (dma_q->p_left_data == NULL) {
990 cx231xx_info("out of mem\n");
991 return -ENOMEM;
992 }
993
994
995
e0d3bafd
SD		 996 dev->video_mode.isoc_ctl.isoc_copy = isoc_copy;
997 dev->video_mode.isoc_ctl.num_bufs = num_bufs;
84b5dbf3
MCC		 998 dma_q->pos = 0;
999 dma_q->is_partial_line = 0;
1000 dma_q->last_sav = 0;
1001 dma_q->current_field = -1;
1002 dma_q->field1_done = 0;
1003 dma_q->lines_per_field = dev->height / 2;
1004 dma_q->bytes_left_in_line = dev->width << 1;
1005 dma_q->lines_completed = 0;
64fbf444
PB		 1006 dma_q->mpeg_buffer_done = 0;
1007 dma_q->left_data_count = 0;
1008 dma_q->mpeg_buffer_completed = 0;
1009 dma_q->add_ps_package_head = CX231XX_NEED_ADD_PS_PACKAGE_HEAD;
1010 dma_q->ps_head[0] = 0x00;
1011 dma_q->ps_head[1] = 0x00;
1012 dma_q->ps_head[2] = 0x01;
1013 dma_q->ps_head[3] = 0xBA;
84b5dbf3
MCC		 1014 for (i = 0; i < 8; i++)
1015 dma_q->partial_buf[i] = 0;
1016
1017 dev->video_mode.isoc_ctl.urb =
1018 kzalloc(sizeof(void *) * num_bufs, GFP_KERNEL);
e0d3bafd
SD		 1019 if (!dev->video_mode.isoc_ctl.urb) {
1020 cx231xx_errdev("cannot alloc memory for usb buffers\n");
1021 return -ENOMEM;
1022 }
1023
84b5dbf3
MCC		 1024 dev->video_mode.isoc_ctl.transfer_buffer =
1025 kzalloc(sizeof(void *) * num_bufs, GFP_KERNEL);
e0d3bafd
SD		 1026 if (!dev->video_mode.isoc_ctl.transfer_buffer) {
1027 cx231xx_errdev("cannot allocate memory for usbtransfer\n");
1028 kfree(dev->video_mode.isoc_ctl.urb);
1029 return -ENOMEM;
1030 }
1031
1032 dev->video_mode.isoc_ctl.max_pkt_size = max_pkt_size;
1033 dev->video_mode.isoc_ctl.buf = NULL;
1034
1035 sb_size = max_packets * dev->video_mode.isoc_ctl.max_pkt_size;
1036
64fbf444
PB		 1037 if (dev->mode_tv == 1)
1038 dev->video_mode.end_point_addr = 0x81;
1039 else
1040 dev->video_mode.end_point_addr = 0x84;
1041
1042
e0d3bafd
SD		 1043 /* allocate urbs and transfer buffers */
1044 for (i = 0; i < dev->video_mode.isoc_ctl.num_bufs; i++) {
1045 urb = usb_alloc_urb(max_packets, GFP_KERNEL);
1046 if (!urb) {
1047 cx231xx_err("cannot alloc isoc_ctl.urb %i\n", i);
1048 cx231xx_uninit_isoc(dev);
1049 return -ENOMEM;
1050 }
1051 dev->video_mode.isoc_ctl.urb[i] = urb;
1052
84b5dbf3 1053 dev->video_mode.isoc_ctl.transfer_buffer[i] =
997ea58e
DM		 1054 usb_alloc_coherent(dev->udev, sb_size, GFP_KERNEL,
1055 &urb->transfer_dma);
e0d3bafd
SD		 1056 if (!dev->video_mode.isoc_ctl.transfer_buffer[i]) {
1057 cx231xx_err("unable to allocate %i bytes for transfer"
84b5dbf3
MCC		 1058 " buffer %i%s\n",
1059 sb_size, i,
b9255176 1060 in_interrupt() ? " while in int" : "");
e0d3bafd
SD		 1061 cx231xx_uninit_isoc(dev);
1062 return -ENOMEM;
1063 }
1064 memset(dev->video_mode.isoc_ctl.transfer_buffer[i], 0, sb_size);
1065
84b5dbf3
MCC		 1066 pipe =
1067 usb_rcvisocpipe(dev->udev, dev->video_mode.end_point_addr);
e0d3bafd
SD		 1068
1069 usb_fill_int_urb(urb, dev->udev, pipe,
84b5dbf3 1070 dev->video_mode.isoc_ctl.transfer_buffer[i],
64fbf444 1071 sb_size, cx231xx_isoc_irq_callback, dma_q, 1);
e0d3bafd
SD		 1072
1073 urb->number_of_packets = max_packets;
7a6f6c29 1074 urb->transfer_flags = URB_ISO_ASAP | URB_NO_TRANSFER_DMA_MAP;
e0d3bafd
SD		 1075
1076 k = 0;
1077 for (j = 0; j < max_packets; j++) {
1078 urb->iso_frame_desc[j].offset = k;
1079 urb->iso_frame_desc[j].length =
84b5dbf3 1080 dev->video_mode.isoc_ctl.max_pkt_size;
e0d3bafd
SD		 1081 k += dev->video_mode.isoc_ctl.max_pkt_size;
1082 }
1083 }
1084
1085 init_waitqueue_head(&dma_q->wq);
1086
e0d3bafd
SD		 1087 /* submit urbs and enables IRQ */
1088 for (i = 0; i < dev->video_mode.isoc_ctl.num_bufs; i++) {
84b5dbf3
MCC		 1089 rc = usb_submit_urb(dev->video_mode.isoc_ctl.urb[i],
1090 GFP_ATOMIC);
e0d3bafd
SD		 1091 if (rc) {
1092 cx231xx_err("submit of urb %i failed (error=%i)\n", i,
84b5dbf3 1093 rc);
e0d3bafd
SD		 1094 cx231xx_uninit_isoc(dev);
1095 return rc;
1096 }
1097 }
1098
64fbf444
PB		 1099 if (dev->mode_tv == 0)
1100 cx231xx_capture_start(dev, 1, Raw_Video);
1101 else
1102 cx231xx_capture_start(dev, 1, TS1_serial_mode);
e0d3bafd
SD		 1103
1104 return 0;
1105}
1106EXPORT_SYMBOL_GPL(cx231xx_init_isoc);
1107
64fbf444
PB		 1108/*
1109 * Allocate URBs and start IRQ
1110 */
1111int cx231xx_init_bulk(struct cx231xx *dev, int max_packets,
1112 int num_bufs, int max_pkt_size,
1113 int (*bulk_copy) (struct cx231xx *dev, struct urb *urb))
1114{
1115 struct cx231xx_dmaqueue *dma_q = &dev->video_mode.vidq;
1116 int i;
1117 int sb_size, pipe;
1118 struct urb *urb;
1119 int rc;
1120
1121 dev->video_input = dev->video_input > 2 ? 2 : dev->video_input;
1122
d5a1754d
DH		 1123 cx231xx_coredbg("Setting Video mux to %d\n", dev->video_input);
1124
64fbf444
PB		 1125 video_mux(dev, dev->video_input);
1126
1127 /* De-allocates all pending stuff */
1128 cx231xx_uninit_bulk(dev);
1129
1130 dev->video_mode.bulk_ctl.bulk_copy = bulk_copy;
1131 dev->video_mode.bulk_ctl.num_bufs = num_bufs;
1132 dma_q->pos = 0;
1133 dma_q->is_partial_line = 0;
1134 dma_q->last_sav = 0;
1135 dma_q->current_field = -1;
1136 dma_q->field1_done = 0;
1137 dma_q->lines_per_field = dev->height / 2;
1138 dma_q->bytes_left_in_line = dev->width << 1;
1139 dma_q->lines_completed = 0;
1140 dma_q->mpeg_buffer_done = 0;
1141 dma_q->left_data_count = 0;
1142 dma_q->mpeg_buffer_completed = 0;
1143 dma_q->ps_head[0] = 0x00;
1144 dma_q->ps_head[1] = 0x00;
1145 dma_q->ps_head[2] = 0x01;
1146 dma_q->ps_head[3] = 0xBA;
1147 for (i = 0; i < 8; i++)
1148 dma_q->partial_buf[i] = 0;
1149
1150 dev->video_mode.bulk_ctl.urb =
1151 kzalloc(sizeof(void *) * num_bufs, GFP_KERNEL);
1152 if (!dev->video_mode.bulk_ctl.urb) {
1153 cx231xx_errdev("cannot alloc memory for usb buffers\n");
1154 return -ENOMEM;
1155 }
1156
1157 dev->video_mode.bulk_ctl.transfer_buffer =
1158 kzalloc(sizeof(void *) * num_bufs, GFP_KERNEL);
1159 if (!dev->video_mode.bulk_ctl.transfer_buffer) {
1160 cx231xx_errdev("cannot allocate memory for usbtransfer\n");
1161 kfree(dev->video_mode.bulk_ctl.urb);
1162 return -ENOMEM;
1163 }
1164
1165 dev->video_mode.bulk_ctl.max_pkt_size = max_pkt_size;
1166 dev->video_mode.bulk_ctl.buf = NULL;
1167
1168 sb_size = max_packets * dev->video_mode.bulk_ctl.max_pkt_size;
1169
1170 if (dev->mode_tv == 1)
1171 dev->video_mode.end_point_addr = 0x81;
1172 else
1173 dev->video_mode.end_point_addr = 0x84;
1174
1175
1176 /* allocate urbs and transfer buffers */
1177 for (i = 0; i < dev->video_mode.bulk_ctl.num_bufs; i++) {
1178 urb = usb_alloc_urb(0, GFP_KERNEL);
1179 if (!urb) {
1180 cx231xx_err("cannot alloc bulk_ctl.urb %i\n", i);
1181 cx231xx_uninit_bulk(dev);
1182 return -ENOMEM;
1183 }
1184 dev->video_mode.bulk_ctl.urb[i] = urb;
7a6f6c29 1185 urb->transfer_flags = URB_NO_TRANSFER_DMA_MAP;
64fbf444
PB		 1186
1187 dev->video_mode.bulk_ctl.transfer_buffer[i] =
1188 usb_alloc_coherent(dev->udev, sb_size, GFP_KERNEL,
1189 &urb->transfer_dma);
1190 if (!dev->video_mode.bulk_ctl.transfer_buffer[i]) {
1191 cx231xx_err("unable to allocate %i bytes for transfer"
1192 " buffer %i%s\n",
1193 sb_size, i,
1194 in_interrupt() ? " while in int" : "");
1195 cx231xx_uninit_bulk(dev);
1196 return -ENOMEM;
1197 }
1198 memset(dev->video_mode.bulk_ctl.transfer_buffer[i], 0, sb_size);
1199
1200 pipe = usb_rcvbulkpipe(dev->udev,
1201 dev->video_mode.end_point_addr);
1202 usb_fill_bulk_urb(urb, dev->udev, pipe,
1203 dev->video_mode.bulk_ctl.transfer_buffer[i],
1204 sb_size, cx231xx_bulk_irq_callback, dma_q);
1205 }
1206
1207 init_waitqueue_head(&dma_q->wq);
1208
1209 /* submit urbs and enables IRQ */
1210 for (i = 0; i < dev->video_mode.bulk_ctl.num_bufs; i++) {
1211 rc = usb_submit_urb(dev->video_mode.bulk_ctl.urb[i],
1212 GFP_ATOMIC);
1213 if (rc) {
1214 cx231xx_err("submit of urb %i failed (error=%i)\n", i,
1215 rc);
1216 cx231xx_uninit_bulk(dev);
1217 return rc;
1218 }
1219 }
1220
1221 if (dev->mode_tv == 0)
1222 cx231xx_capture_start(dev, 1, Raw_Video);
1223 else
1224 cx231xx_capture_start(dev, 1, TS1_serial_mode);
1225
1226 return 0;
1227}
1228EXPORT_SYMBOL_GPL(cx231xx_init_bulk);
1229void cx231xx_stop_TS1(struct cx231xx *dev)
1230{
64fbf444
PB		 1231 u8 val[4] = { 0, 0, 0, 0 };
1232
da983503
HV		 1233 val[0] = 0x00;
1234 val[1] = 0x03;
1235 val[2] = 0x00;
1236 val[3] = 0x00;
1237 cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
1238 TS_MODE_REG, val, 4);
1239
1240 val[0] = 0x00;
1241 val[1] = 0x70;
1242 val[2] = 0x04;
1243 val[3] = 0x00;
1244 cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
1245 TS1_CFG_REG, val, 4);
64fbf444
PB		 1246}
1247/* EXPORT_SYMBOL_GPL(cx231xx_stop_TS1); */
1248void cx231xx_start_TS1(struct cx231xx *dev)
1249{
64fbf444
PB		 1250 u8 val[4] = { 0, 0, 0, 0 };
1251
da983503
HV		 1252 val[0] = 0x03;
1253 val[1] = 0x03;
1254 val[2] = 0x00;
1255 val[3] = 0x00;
1256 cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
1257 TS_MODE_REG, val, 4);
1258
1259 val[0] = 0x04;
1260 val[1] = 0xA3;
1261 val[2] = 0x3B;
1262 val[3] = 0x00;
1263 cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER,
1264 TS1_CFG_REG, val, 4);
64fbf444
PB		 1265}
1266/* EXPORT_SYMBOL_GPL(cx231xx_start_TS1); */
b9255176
SD		 1267/*****************************************************************
1268* Device Init/UnInit functions *
1269******************************************************************/
e0d3bafd
SD		 1270int cx231xx_dev_init(struct cx231xx *dev)
1271{
84b5dbf3 1272 int errCode = 0;
e0d3bafd 1273
84b5dbf3 1274 /* Initialize I2C bus */
e0d3bafd
SD		 1275
1276 /* External Master 1 Bus */
1277 dev->i2c_bus[0].nr = 0;
1278 dev->i2c_bus[0].dev = dev;
1a50fdde 1279 dev->i2c_bus[0].i2c_period = I2C_SPEED_100K; /* 100 KHz */
84b5dbf3
MCC		 1280 dev->i2c_bus[0].i2c_nostop = 0;
1281 dev->i2c_bus[0].i2c_reserve = 0;
e0d3bafd
SD		 1282
1283 /* External Master 2 Bus */
1284 dev->i2c_bus[1].nr = 1;
1285 dev->i2c_bus[1].dev = dev;
1a50fdde 1286 dev->i2c_bus[1].i2c_period = I2C_SPEED_100K; /* 100 KHz */
84b5dbf3
MCC		 1287 dev->i2c_bus[1].i2c_nostop = 0;
1288 dev->i2c_bus[1].i2c_reserve = 0;
e0d3bafd
SD		 1289
1290 /* Internal Master 3 Bus */
1291 dev->i2c_bus[2].nr = 2;
1292 dev->i2c_bus[2].dev = dev;
9ab66912 1293 dev->i2c_bus[2].i2c_period = I2C_SPEED_100K; /* 100kHz */
84b5dbf3
MCC		 1294 dev->i2c_bus[2].i2c_nostop = 0;
1295 dev->i2c_bus[2].i2c_reserve = 0;
e0d3bafd 1296
84b5dbf3 1297 /* register I2C buses */
e0d3bafd
SD		 1298 cx231xx_i2c_register(&dev->i2c_bus[0]);
1299 cx231xx_i2c_register(&dev->i2c_bus[1]);
1300 cx231xx_i2c_register(&dev->i2c_bus[2]);
1301
84b5dbf3 1302 /* init hardware */
b9255176 1303 /* Note : with out calling set power mode function,
ecc67d10 1304 afe can not be set up correctly */
2f861387 1305 if (dev->board.external_av) {
64fbf444
PB		 1306 errCode = cx231xx_set_power_mode(dev,
1307 POLARIS_AVMODE_ENXTERNAL_AV);
1308 if (errCode < 0) {
1309 cx231xx_errdev
1310 ("%s: Failed to set Power - errCode [%d]!\n",
1311 __func__, errCode);
1312 return errCode;
1313 }
1314 } else {
1315 errCode = cx231xx_set_power_mode(dev,
1316 POLARIS_AVMODE_ANALOGT_TV);
1317 if (errCode < 0) {
1318 cx231xx_errdev
1319 ("%s: Failed to set Power - errCode [%d]!\n",
1320 __func__, errCode);
1321 return errCode;
1322 }
e0d3bafd
SD		 1323 }
1324
2f861387
MCC		 1325 /* reset the Tuner, if it is a Xceive tuner */
1326 if ((dev->board.tuner_type == TUNER_XC5000) ||
1327 (dev->board.tuner_type == TUNER_XC2028))
64fbf444
PB		 1328 cx231xx_gpio_set(dev, dev->board.tuner_gpio);
1329
84b5dbf3 1330 /* initialize Colibri block */
ecc67d10 1331 errCode = cx231xx_afe_init_super_block(dev, 0x23c);
e0d3bafd 1332 if (errCode < 0) {
84b5dbf3 1333 cx231xx_errdev
ecc67d10 1334 ("%s: cx231xx_afe init super block - errCode [%d]!\n",
84b5dbf3 1335 __func__, errCode);
e0d3bafd
SD		 1336 return errCode;
1337 }
ecc67d10 1338 errCode = cx231xx_afe_init_channels(dev);
84b5dbf3
MCC		 1339 if (errCode < 0) {
1340 cx231xx_errdev
ecc67d10 1341 ("%s: cx231xx_afe init channels - errCode [%d]!\n",
84b5dbf3 1342 __func__, errCode);
e0d3bafd
SD		 1343 return errCode;
1344 }
1345
84b5dbf3
MCC		 1346 /* Set DIF in By pass mode */
1347 errCode = cx231xx_dif_set_standard(dev, DIF_USE_BASEBAND);
1348 if (errCode < 0) {
1349 cx231xx_errdev
1350 ("%s: cx231xx_dif set to By pass mode - errCode [%d]!\n",
1351 __func__, errCode);
e0d3bafd
SD		 1352 return errCode;
1353 }
1354
ecc67d10
SD		 1355 /* I2S block related functions */
1356 errCode = cx231xx_i2s_blk_initialize(dev);
84b5dbf3
MCC		 1357 if (errCode < 0) {
1358 cx231xx_errdev
ecc67d10 1359 ("%s: cx231xx_i2s block initialize - errCode [%d]!\n",
84b5dbf3 1360 __func__, errCode);
e0d3bafd
SD		 1361 return errCode;
1362 }
1363
84b5dbf3
MCC		 1364 /* init control pins */
1365 errCode = cx231xx_init_ctrl_pin_status(dev);
1366 if (errCode < 0) {
e0d3bafd 1367 cx231xx_errdev("%s: cx231xx_init ctrl pins - errCode [%d]!\n",
84b5dbf3 1368 __func__, errCode);
e0d3bafd
SD		 1369 return errCode;
1370 }
1371
84b5dbf3 1372 /* set AGC mode to Analog */
64fbf444
PB		 1373 switch (dev->model) {
1374 case CX231XX_BOARD_CNXT_CARRAERA:
1375 case CX231XX_BOARD_CNXT_RDE_250:
1376 case CX231XX_BOARD_CNXT_SHELBY:
1377 case CX231XX_BOARD_CNXT_RDU_250:
84b5dbf3 1378 errCode = cx231xx_set_agc_analog_digital_mux_select(dev, 1);
64fbf444
PB		 1379 break;
1380 case CX231XX_BOARD_CNXT_RDE_253S:
1381 case CX231XX_BOARD_CNXT_RDU_253S:
1a50fdde 1382 case CX231XX_BOARD_HAUPPAUGE_EXETER:
9417bc6d 1383 case CX231XX_BOARD_PV_PLAYTV_USB_HYBRID:
de8ae0d5
PM		 1384 case CX231XX_BOARD_HAUPPAUGE_USB2_FM_PAL:
1385 case CX231XX_BOARD_HAUPPAUGE_USB2_FM_NTSC:
64fbf444
PB		 1386 errCode = cx231xx_set_agc_analog_digital_mux_select(dev, 0);
1387 break;
1388 default:
1389 break;
1390 }
84b5dbf3
MCC		 1391 if (errCode < 0) {
1392 cx231xx_errdev
1393 ("%s: cx231xx_AGC mode to Analog - errCode [%d]!\n",
1394 __func__, errCode);
e0d3bafd
SD		 1395 return errCode;
1396 }
1397
84b5dbf3
MCC		 1398 /* set all alternate settings to zero initially */
1399 cx231xx_set_alt_setting(dev, INDEX_VIDEO, 0);
1400 cx231xx_set_alt_setting(dev, INDEX_VANC, 0);
1401 cx231xx_set_alt_setting(dev, INDEX_HANC, 0);
1402 if (dev->board.has_dvb)
1403 cx231xx_set_alt_setting(dev, INDEX_TS1, 0);
e0d3bafd 1404
84b5dbf3 1405 /* set the I2C master port to 3 on channel 1 */
a6f6fb9c 1406 errCode = cx231xx_enable_i2c_port_3(dev, true);
e0d3bafd
SD		 1407
1408 return errCode;
1409}
1410EXPORT_SYMBOL_GPL(cx231xx_dev_init);
1411
1412void cx231xx_dev_uninit(struct cx231xx *dev)
1413{
84b5dbf3 1414 /* Un Initialize I2C bus */
e0d3bafd
SD		 1415 cx231xx_i2c_unregister(&dev->i2c_bus[2]);
1416 cx231xx_i2c_unregister(&dev->i2c_bus[1]);
1417 cx231xx_i2c_unregister(&dev->i2c_bus[0]);
1418}
84b5dbf3 1419EXPORT_SYMBOL_GPL(cx231xx_dev_uninit);
e0d3bafd 1420
b9255176
SD		 1421/*****************************************************************
1422* G P I O related functions *
1423******************************************************************/
64fbf444 1424int cx231xx_send_gpio_cmd(struct cx231xx *dev, u32 gpio_bit, u8 *gpio_val,
84b5dbf3 1425 u8 len, u8 request, u8 direction)
e0d3bafd 1426{
84b5dbf3 1427 int status = 0;
b9255176 1428 struct VENDOR_REQUEST_IN ven_req;
84b5dbf3
MCC		 1429
1430 /* Set wValue */
1431 ven_req.wValue = (u16) (gpio_bit >> 16 & 0xffff);
1432
1433 /* set request */
1434 if (!request) {
1435 if (direction)
1436 ven_req.bRequest = VRT_GET_GPIO; /* 0x8 gpio */
1437 else
1438 ven_req.bRequest = VRT_SET_GPIO; /* 0x9 gpio */
1439 } else {
1440 if (direction)
1441 ven_req.bRequest = VRT_GET_GPIE; /* 0xa gpie */
1442 else
1443 ven_req.bRequest = VRT_SET_GPIE; /* 0xb gpie */
1444 }
e0d3bafd 1445
84b5dbf3
MCC		 1446 /* set index value */
1447 ven_req.wIndex = (u16) (gpio_bit & 0xffff);
e0d3bafd 1448
84b5dbf3
MCC		 1449 /* set wLength value */
1450 ven_req.wLength = len;
e0d3bafd 1451
84b5dbf3
MCC		 1452 /* set bData value */
1453 ven_req.bData = 0;
e0d3bafd 1454
84b5dbf3
MCC		 1455 /* set the buffer for read / write */
1456 ven_req.pBuff = gpio_val;
1457
1458 /* set the direction */
1459 if (direction) {
1460 ven_req.direction = USB_DIR_IN;
1461 memset(ven_req.pBuff, 0x00, ven_req.wLength);
1462 } else
1463 ven_req.direction = USB_DIR_OUT;
1464
1465
1466 /* call common vendor command request */
1467 status = cx231xx_send_vendor_cmd(dev, &ven_req);
1468 if (status < 0) {
1469 cx231xx_info
b9255176 1470 ("UsbInterface::sendCommand, failed with status -%d\n",
84b5dbf3
MCC		 1471 status);
1472 }
e0d3bafd 1473
84b5dbf3 1474 return status;
e0d3bafd 1475}
e0d3bafd
SD		 1476EXPORT_SYMBOL_GPL(cx231xx_send_gpio_cmd);
1477
b9255176
SD		 1478/*****************************************************************
1479 * C O N T R O L - Register R E A D / W R I T E functions *
1480 *****************************************************************/
e0d3bafd
SD		 1481int cx231xx_mode_register(struct cx231xx *dev, u16 address, u32 mode)
1482{
84b5dbf3
MCC		 1483 u8 value[4] = { 0x0, 0x0, 0x0, 0x0 };
1484 u32 tmp = 0;
1485 int status = 0;
e0d3bafd 1486
84b5dbf3
MCC		 1487 status =
1488 cx231xx_read_ctrl_reg(dev, VRT_GET_REGISTER, address, value, 4);
1489 if (status < 0)
1490 return status;
e0d3bafd 1491
69a11a32 1492 tmp = le32_to_cpu(*((u32 *) value));
84b5dbf3 1493 tmp |= mode;
e0d3bafd 1494
84b5dbf3
MCC		 1495 value[0] = (u8) tmp;
1496 value[1] = (u8) (tmp >> 8);
1497 value[2] = (u8) (tmp >> 16);
1498 value[3] = (u8) (tmp >> 24);
e0d3bafd 1499
84b5dbf3
MCC		 1500 status =
1501 cx231xx_write_ctrl_reg(dev, VRT_SET_REGISTER, address, value, 4);
e0d3bafd 1502
84b5dbf3 1503 return status;
e0d3bafd
SD		 1504}
1505
b9255176
SD		 1506/*****************************************************************
1507 * I 2 C Internal C O N T R O L functions *
1508 *****************************************************************/
64fbf444
PB		 1509int cx231xx_read_i2c_master(struct cx231xx *dev, u8 dev_addr, u16 saddr,
1510 u8 saddr_len, u32 *data, u8 data_len, int master)
1511{
1512 int status = 0;
1513 struct cx231xx_i2c_xfer_data req_data;
1514 u8 value[64] = "0";
1515
1516 if (saddr_len == 0)
1517 saddr = 0;
fe041646 1518 else if (saddr_len == 1)
64fbf444
PB		 1519 saddr &= 0xff;
1520
1521 /* prepare xfer_data struct */
1522 req_data.dev_addr = dev_addr >> 1;
1523 req_data.direction = I2C_M_RD;
1524 req_data.saddr_len = saddr_len;
1525 req_data.saddr_dat = saddr;
1526 req_data.buf_size = data_len;
1527 req_data.p_buffer = (u8 *) value;
1528
1529 /* usb send command */
1530 if (master == 0)
1531 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[0],
1532 &req_data);
1533 else if (master == 1)
1534 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[1],
1535 &req_data);
1536 else if (master == 2)
1537 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[2],
1538 &req_data);
1539
1540 if (status >= 0) {
1541 /* Copy the data read back to main buffer */
1542 if (data_len == 1)
1543 *data = value[0];
1544 else if (data_len == 4)
1545 *data =
1546 value[0] | value[1] << 8 | value[2] << 16 | value[3]
1547 << 24;
1548 else if (data_len > 4)
1549 *data = value[saddr];
1550 }
1551
1552 return status;
1553}
1554
1555int cx231xx_write_i2c_master(struct cx231xx *dev, u8 dev_addr, u16 saddr,
1556 u8 saddr_len, u32 data, u8 data_len, int master)
1557{
1558 int status = 0;
1559 u8 value[4] = { 0, 0, 0, 0 };
1560 struct cx231xx_i2c_xfer_data req_data;
1561
1562 value[0] = (u8) data;
1563 value[1] = (u8) (data >> 8);
1564 value[2] = (u8) (data >> 16);
1565 value[3] = (u8) (data >> 24);
1566
1567 if (saddr_len == 0)
1568 saddr = 0;
fe041646 1569 else if (saddr_len == 1)
64fbf444
PB		 1570 saddr &= 0xff;
1571
1572 /* prepare xfer_data struct */
1573 req_data.dev_addr = dev_addr >> 1;
1574 req_data.direction = 0;
1575 req_data.saddr_len = saddr_len;
1576 req_data.saddr_dat = saddr;
1577 req_data.buf_size = data_len;
1578 req_data.p_buffer = value;
1579
1580 /* usb send command */
1581 if (master == 0)
1582 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[0],
1583 &req_data);
1584 else if (master == 1)
1585 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[1],
1586 &req_data);
1587 else if (master == 2)
1588 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[2],
1589 &req_data);
1590
1591 return status;
1592}
1593
e0d3bafd 1594int cx231xx_read_i2c_data(struct cx231xx *dev, u8 dev_addr, u16 saddr,
b9255176 1595 u8 saddr_len, u32 *data, u8 data_len)
e0d3bafd 1596{
84b5dbf3
MCC		 1597 int status = 0;
1598 struct cx231xx_i2c_xfer_data req_data;
1599 u8 value[4] = { 0, 0, 0, 0 };
1600
1601 if (saddr_len == 0)
1602 saddr = 0;
fe041646 1603 else if (saddr_len == 1)
84b5dbf3
MCC		 1604 saddr &= 0xff;
1605
1606 /* prepare xfer_data struct */
1607 req_data.dev_addr = dev_addr >> 1;
1608 req_data.direction = I2C_M_RD;
1609 req_data.saddr_len = saddr_len;
1610 req_data.saddr_dat = saddr;
1611 req_data.buf_size = data_len;
1612 req_data.p_buffer = (u8 *) value;
1613
1614 /* usb send command */
1615 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[0], &req_data);
1616
1617 if (status >= 0) {
1618 /* Copy the data read back to main buffer */
1619 if (data_len == 1)
1620 *data = value[0];
1621 else
1622 *data =
1623 value[0] | value[1] << 8 | value[2] << 16 | value[3]
1624 << 24;
1625 }
1626
1627 return status;
e0d3bafd
SD		 1628}
1629
1630int cx231xx_write_i2c_data(struct cx231xx *dev, u8 dev_addr, u16 saddr,
84b5dbf3 1631 u8 saddr_len, u32 data, u8 data_len)
e0d3bafd 1632{
84b5dbf3
MCC		 1633 int status = 0;
1634 u8 value[4] = { 0, 0, 0, 0 };
1635 struct cx231xx_i2c_xfer_data req_data;
1636
1637 value[0] = (u8) data;
1638 value[1] = (u8) (data >> 8);
1639 value[2] = (u8) (data >> 16);
1640 value[3] = (u8) (data >> 24);
1641
1642 if (saddr_len == 0)
1643 saddr = 0;
fe041646 1644 else if (saddr_len == 1)
84b5dbf3
MCC		 1645 saddr &= 0xff;
1646
1647 /* prepare xfer_data struct */
1648 req_data.dev_addr = dev_addr >> 1;
1649 req_data.direction = 0;
1650 req_data.saddr_len = saddr_len;
1651 req_data.saddr_dat = saddr;
1652 req_data.buf_size = data_len;
1653 req_data.p_buffer = value;
1654
1655 /* usb send command */
1656 status = dev->cx231xx_send_usb_command(&dev->i2c_bus[0], &req_data);
1657
1658 return status;
e0d3bafd
SD		 1659}
1660
84b5dbf3
MCC		 1661int cx231xx_reg_mask_write(struct cx231xx *dev, u8 dev_addr, u8 size,
1662 u16 register_address, u8 bit_start, u8 bit_end,
1663 u32 value)
e0d3bafd 1664{
84b5dbf3
MCC		 1665 int status = 0;
1666 u32 tmp;
1667 u32 mask = 0;
1668 int i;
1669
b9255176 1670 if (bit_start > (size - 1) || bit_end > (size - 1))
84b5dbf3 1671 return -1;
e0d3bafd 1672
84b5dbf3
MCC		 1673 if (size == 8) {
1674 status =
1675 cx231xx_read_i2c_data(dev, dev_addr, register_address, 2,
1676 &tmp, 1);
1677 } else {
1678 status =
1679 cx231xx_read_i2c_data(dev, dev_addr, register_address, 2,
1680 &tmp, 4);
1681 }
e0d3bafd 1682
b9255176 1683 if (status < 0)
84b5dbf3 1684 return status;
84b5dbf3
MCC		 1685
1686 mask = 1 << bit_end;
b9255176 1687 for (i = bit_end; i > bit_start && i > 0; i--)
84b5dbf3 1688 mask = mask + (1 << (i - 1));
84b5dbf3
MCC		 1689
1690 value <<= bit_start;
1691
1692 if (size == 8) {
1693 tmp &= ~mask;
1694 tmp |= value;
1695 tmp &= 0xff;
1696 status =
1697 cx231xx_write_i2c_data(dev, dev_addr, register_address, 2,
1698 tmp, 1);
1699 } else {
1700 tmp &= ~mask;
1701 tmp |= value;
1702 status =
1703 cx231xx_write_i2c_data(dev, dev_addr, register_address, 2,
1704 tmp, 4);
1705 }
1706
1707 return status;
1708}
e0d3bafd
SD		 1709
1710int cx231xx_read_modify_write_i2c_dword(struct cx231xx *dev, u8 dev_addr,
84b5dbf3 1711 u16 saddr, u32 mask, u32 value)
e0d3bafd 1712{
84b5dbf3
MCC		 1713 u32 temp;
1714 int status = 0;
e0d3bafd 1715
84b5dbf3 1716 status = cx231xx_read_i2c_data(dev, dev_addr, saddr, 2, &temp, 4);
e0d3bafd 1717
84b5dbf3
MCC		 1718 if (status < 0)
1719 return status;
e0d3bafd 1720
84b5dbf3
MCC		 1721 temp &= ~mask;
1722 temp |= value;
e0d3bafd 1723
84b5dbf3 1724 status = cx231xx_write_i2c_data(dev, dev_addr, saddr, 2, temp, 4);
e0d3bafd 1725
84b5dbf3 1726 return status;
e0d3bafd
SD		 1727}
1728
1729u32 cx231xx_set_field(u32 field_mask, u32 data)
1730{
84b5dbf3 1731 u32 temp;
e0d3bafd 1732
b9255176 1733 for (temp = field_mask; (temp & 1) == 0; temp >>= 1)
84b5dbf3 1734 data <<= 1;
e0d3bafd 1735
84b5dbf3 1736 return data;
e0d3bafd 1737}
kernel source for telekom puls (alcatel/mediatek)