MIPS: Hardwire detection of DSP ASE Rev 2 for systems, as required.
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / mips / include / asm / mach-rm / cpu-feature-overrides.h
CommitLineData
1da177e4
LT
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
798d9023 6 * Copyright (C) 2003, 04, 07 Ralf Baechle (ralf@linux-mips.org)
1da177e4
LT
7 *
8 * SNI RM200 C apparently was only shipped with R4600 V2.0 and R5000 processors.
9 */
10#ifndef __ASM_MACH_RM200_CPU_FEATURE_OVERRIDES_H
11#define __ASM_MACH_RM200_CPU_FEATURE_OVERRIDES_H
12
13#include <cpu-feature-overrides.h>
14
15#define cpu_has_tlb 1
16#define cpu_has_4kex 1
c3b1c2de 17#define cpu_has_4k_cache 1
1da177e4
LT
18#define cpu_has_fpu 1
19#define cpu_has_32fpr 1
20#define cpu_has_counter 1
21#define cpu_has_watch 0
22#define cpu_has_mips16 0
23#define cpu_has_divec 0
1da177e4 24#define cpu_has_cache_cdex_p 1
1da177e4
LT
25#define cpu_has_prefetch 0
26#define cpu_has_mcheck 0
27#define cpu_has_ejtag 0
28#define cpu_has_llsc 1
29#define cpu_has_vtag_icache 0
30#define cpu_has_dc_aliases (PAGE_SIZE < 0x4000)
31#define cpu_has_ic_fills_f_dc 0
e50c0a8f 32#define cpu_has_dsp 0
47503256 33#define cpu_has_dsp2 0
1da177e4
LT
34#define cpu_has_nofpuex 0
35#define cpu_has_64bits 1
798d9023 36#define cpu_has_mipsmt 0
ed203dad 37#define cpu_has_userlocal 0
1da177e4 38
b4672d37
RB
39#define cpu_has_mips32r1 0
40#define cpu_has_mips32r2 0
41#define cpu_has_mips64r1 0
42#define cpu_has_mips64r2 0
43
1da177e4 44#endif /* __ASM_MACH_RM200_CPU_FEATURE_OVERRIDES_H */